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ABSTRACT
Zingg, Rene P. Ph.D., Purdue University. December 1989. Local Epitaxial Overgrowth for 
Stacked Complementary MOS Transistor Pairs. Major Professors: Hoefflinger, Bernd and 
Neudeck, Gerold W.  
A three-dimensional silicon processing technology for CMOS circuits was developed 
and characterized. The first fully depleted SOI devices with individually biasable gates on 
both sides of the silicon film were realized. A vertically stacked CMOS Inverter built by 
lateral overgrowth was reported for the first time.
Nuclea:tion-free epitaxial lateral o vergrowth of silicon over thin oxides was developed 
for both a pancake and a barrel-type epitaxy reactor: This process was optimized to limit 
damage to gate OXides and minimize dopant diffusion within the Substrate. Autodoping from
impurities of the MOS transistors built in the substrate was greatly reduced.
A planarisation technique was developed to reduce the silicon film thickness from 
13μm  to below 0.5μm  for full depletion. Chemo-mechanical polishing was modifled to yield 
ah automatic etch stop with the corresponding control and uniformity of the silicon film. The
resulting wafer topography is more planar than in a conventional substrate CMOS process.
PMOS transistors which match the current drive of bulk NM 0S devices of eqpal 
geometry were characterized, despite the three-times lower hole mobility. Devices realized 
in the substrate, at the bottom and on top of the SOI film were essentially indistinguishable 
from bulk devices. A novel device with two insulated gates controlling the same channel was 
characterized.
Inverters were realized both as joint-gate configuration and with symmetric performan­
ce of n- and p-channel. These circuits were realized in the area of a single NMOS transistor.
CHAPTER I  
■ W PTROHCCTION -'
1,1 D eveIoim tnt of IC TeehnoIogy
Although the area of microelectronics is only some four decades old, the innovations are 
extensive, and it is necessary to concentrate on specific areas to give a concise overview. In 
line with the topic of this work, only theareas ofactive amplifying devices, monolithic 
integrated circuits, and selected manufacturing techniques will be covered.
The development of transistors was an offshoot of wartime efforts to improve rectifiers, 
especially the unreliable but very efficient point-contact rectifier [I]. One group, working on 
such devices under Shockley at Bell Laboratories, demonstrated the first point-contact 
transistor: W. H. Brattain and J. Bardeen, Dec. 16, 1947. It is well possible, although not 
proven, that another group, working under Lark-Horovitz at Purdue in 1942 had observed 
transistor action [1,2]. In developing a theory for the point-contact transistor (whose current 
gain in excess of unity is still not completely understood), Shockleyinvented the bipolar 
junction transistor on Jan. 23,1948 [3], although it took some 3 more years to actually build 
suchadevice. ■
The field-effect transistor, although conceptually more simple, puts stringent require­
ments on the quality of the semiconductor and the dielectric interfaces. An intuitive concept 
of metal-oxide-semiconductor (MOS) type transistors was suggested in patents by Lilienfeld 
1925 [4] and Heil 1935 [5], but they failed to actually build such a device using material 
available, at that time. A theory of operation was given by Shockley that: precedes his theory 
for the bipolar transistor, but early experimental devices by Shockley and Pearson in 1948 
showed only 10% of the theoretical conductance modulation, primarily due to surface states. 
This problem of surface state was circumvented by Shockley with the junction field-effect 
transistor in 1952, where the modulated channel was actually placed away from the surface 
into the bulk of the semiconductor.
A major step towards modern microelectronics was made by the shift from germanium 
to crystalline silicon. Thefirst silicon transistors were built in 1954 by Texas Instruments [6]. 
The main advantage of silicon as the semiconductor material is its non-volatile oxide, which
serves a number of purposes in modem circuits, mainly for masking and dielectric instilation. 
This insulator and its excellent interface to the silicon lattice made such developments as 
field-effect transistors with surface channels possible.
One more key processing step for modem integrated circuits is the use Of photolithogra­
phy, developed by Andrus {7] under Shockley’s supervision. This technology, Originally 
established on germanium transistors, evolved on hybrid circuits at the Diamond Ordinance 
Fuse Laboratory [1], where aluminum interconnects were patterned using this technique. 
Offsprings of this technology are step-and-repeat exposure systems, and the photolithogra­
phy process used today in microelectronics.
The first junction-isolated integrated circuit was built by Kilby at Texas Instmments in 
1958 with a germanium semiconductor[I]. Further developmentOnintegrated circuits (ICs) 
only became possible with Hoemi and Noyce ’ s planar silicon process [8] atFatirchildin 1959. 
The control of impurities duringsilicon oxidation made MOS field-effecttransistor(MOSFET) 
ICs possible in the mid-sixties. The important point in th if  development?was the elimination 
of mobile charges (especially sodium) in the oxide. The sodium present in thermal oxides,
not grown with extreme care, led to threshold voltage shifts of several tens of volts under bias-
stressing, making reliable and reproducible gate control for MOS devices impossible.
The positive fixed charges, due to dangling bonds at the silicon-silicon dioxide 
interface, made p-type silicon inverted at the surface at low doping levels. This meant that 
n-channel MOS (NMOS) transistors exhibited depletion mode operation, and even worse, 
transistors were short-circuited and connected together by an inversion layer under the field 
oxide. For these reasons, early MOS-ICs were p-channel devices, despite the lower hole 
mobility and the resultant reduced transconductance of the transistors [9].
Ion implantation, as a further important processing step for microelectronics, was 
patented by Shockley in 1954, only to be commercially applied in the seventies. This 
technology allowed much better control over impurity profiles. The controlled low-tempe­
rature incorporation of impurities allowed the use of organic films (photoresists) for the 
lateral definition of doped areas. These resist films were patterned and served as masks 
directly on top of the integrated circuits.
Ion implantation and the local oxidation of silicon process (LOCOS, [10]) maHp it 
possible to suppress the surface inversion on p-type material due to fixed interface charges. 
NMOS transistors built in such materials allowed a further increase in performance and 
became the technology of choice in the seventies. The controlled shift of threshold voltage 
by ion implantation allowed for both enhancement and depletion mode devices on the same 
chip.
The continuing scaling of device geometry combined with the increase in circuit 
complexity and speed with less area made the power dissipation of integrated circuits the 
limiting factor for device density. The use of static power-dissipation free complementary
MOS (CMOS) logic, originally developed for low-speed and low power-consumption 
circuits, made it possible to break this barrier as well. Correspondingly, this technology 
surpassed NMOS in circuit density and market share during the past decade.
1.2 Silicon Epitaxy
Another relevant technological development for this work is the gas phase epitaxy of 
silicon proposed by Christenson and Teal in 1954 [11]. This process was developed to form 
sharp junctions and retrograde well doping which are not possible with growth from the melt, 
diffusion, and implantation. It is interesting to note that selective epitaxy in oxide openings 
was discussed as early as 1967 (Burger and Donovan, [12]) and that the nucleation problem 
on the oxide was then elegantly circumvented by limiting its area to thin oxide stripes. 
Problems with the interface between the oxide and adjacently growing silicon caused 
difficulties in building devices, even at a much later date [13].
Silicon epitaxy can be performed with different systems. Most prominent is chemical 
vapor deposition (CVD) epitaxy [14] considering its usage and. processing speed, but 
molecular beam epitaxy [15] is studied for special applications. Other techniques are ion 
cluster deposition [16], liquid phase epitaxy [146] and sputtering systems [17]. Historically, 
the CVD epitaxy equipment evolved from horizontal hot wall systems, similar to polysilicon 
deposition tubes [14]. The consumption of source gas is compensated by a displacement 
susceptor, a wedge-shaped carrier on which the wafers are placed- A temperature offset, as 
it is used in poly silicon tubes, is impossible in the surface reaction liniited regime. Anincrease 
in load size has been obtained with a barrel-type reactor, where several wedges are combined 
to form a cone, which is placed in a vertical tube or bell-jar. The high temperatures required 
for epitaxial growth ledto deposits on the hot reactor wall, and radiant and RF heating was 
therefore developed to heat only the susceptor and the wafers- Another approach uses a 
horizontal susceptor, and the consumption of source gas is compensated by a more complex 
gas flow radially from the periphery to the center.
The option of producing retrograde doping densities has been chosen frequently for 
bipolar and MOS circuits. Using buried collectors under bipolar transistors, the need arose 
to align subsequent layers to the implantation performed prior to the epitaxy step. This was 
done by implementing recesses, which are transposed through the epitaxy film, at the 
implantation site. An asymmetric shift of such patterns through the epitaxial layer made 
alignment difficult, but the development of low-pressure epitaxy reduced this problem 
[18,19].
The use of locally doped substrates made it possible to separate the effects of diffusion 
and autodoping in the reactor [20]. With this study, a more accurate modelling of the gas flow 
became possible [21,22]. CVD epitaxy is done with Silane (SiH4,[23]), DichIorosilane
(DCS), Trichlorosilane (TCS) and Tetrachlorosilane (SiCl4). The gas kinetics and reactions 
have been studied with infrared spectrography for atmospheric pressure [24-28], reduced 
pressure [29,30], and transient analysis [31].
The progress toward reduced-pressure epitaxy allowed also for a lowering of the 
reaction temperature [32-35] according to the reduction of the oxygen partial pressure [36]. 
With the reduction of the deposition temperature, the deposition on h o tfac to r walls becomes 
iess serious, and hot-wall systems become usable again [37], Even further reduction o f the 
deposition temperature can be obtained, when part of the energy is supplied by UV irradiation 
or plasma-enhancement [38,39].
Parallel to the improvement in deposition equipment, defects in the epitaxy film were 
investigated for their origins [40]. Doping uniformity was improved with better gas flow [41] 
and slip due to thermal stress in the^'wafer was minimized with advanced susceptor design
1.3 Selective Silicon Epitaxy
The reduction of process temperature made it possible to grow epitaxy selectively on 
oxide-masked wafers. The hydrogen atmosphere necessary for crystalline silicon deposition 
tends to attack silicon dioxide films at high temperatures [44]. Even trace amounts of oxygen 
affect the HCl-SiGl2 balance of the etch-deposition gas chemistry and can lead to poor 
crystalline quality [45]. Pattern geometries have been investigated for optimum conditions 
for selective epitaxy [47,48]. BiCMOS circuits have been realized with this technology and 
demonstrate the lattice quality of selective epitaxy [48]. Nevertheless, the process window 
between minimum temperature for good silicon quality and maximum temperature to 
prevent oxide degradation might be quite narrow [49-51], although no difficulties were 
experienced with very thin oxides in a 9Q0°C ambient with less than 4ppb oxygen.
1.4 Silicon on Insulator
Increasing circuit complexity has, to date, been achieved by reducing device dimensions 
[ 19 1,192]. This scaling of dimensions approaches physical limitations, and it imposes an ever 
increasing process complexity to gain further miniaturization. Parasitic components do not 
scale proportionally and require even greater care in design and processing. Power dissipa­
tion of very-large-scale integration (VLSI) circuits imposed the substitution of NMOS by 
CMOS, a static-power-dissipation-free logic, however high-speed applications require in 
addition a minimization of parasitic resistors and capacitors.
The scaling of CMOS technology to smaller dimensions brought numerous problems. 
It has been found that an n-p-n-p thyristor path may fire under certain bias conditions and 
temporarily or permanently destroy circuit operation with its high power consumption. This 
is called latchup and has to be prevented by sufficient minority-carrier recombination, 
requiring significant area in a bulk CMOS process [52]. A drain-induced increase of channel 
current, called punch-through, can only be eliminated by large channel implants, which in 
turn reduce carrier mobility [53]. High transverse electric fields [54,55], which stem from a 
less-than-proportional scaling of fields to maintain noise margins, also reduce mobility. Low 
subthreshold slope is caused by the high impurity level in the channel region, increasing 
device currents below threshold and reducing switching performance of short-channel 
devices. A threshold shift is observed with decreasing channel length due to charge sharing 
[56] between drain and gate, making the threshold voltage dependent on channel length. 
Finally, the increased electric fields of the devices give rise to hot-carrier effects, which 
reduce the saturation of interface states over the lifetime Of the device and consequently 
produce a drift of threshold voltage during operation [57,58]. SiliCOri bn Insulator circum­
vents most of these problems, and it can thus serve on its own for the further scaling of CMOS 
circuits. It could thereby yield a quantum leap in technology Siiriilar to the effect of the 
introduction of CMOS on circuit density. The cost of the corresponding technology will have 
key influence on its success [59].
The occurrence of soft errors in 64kbit memories showed another limitation of shrinking 
devices. The charges required to retain logic states became sufficiently small that riudear 
radiation from environment (Spontaneous decay of elements in the packaging) or from space 
destroyed stored data by charges generated through ionization. Improvements in packaging 
technology alleviated these problems, but future reduction in size may uncover the full 
capacity of this failure mode. Again, this problem points in the direction of a silicon-on- 
insulator (SOI) technology, which is specifically developed to address radiation-related 
..problems.':;.
To realize useful SOI devices, a high-quality insulator is necessary to prevent leakage 
and to provide dielectric insulation (figure 1.1). Actually, this insulator does riot have to be 
crystalline as silicon technology has advanced quite well with the amorphous forrii of SiO2- 
However, local ordering like in cristobalite [12] can cause severe harm through voids created 
by lattice mismatch. For suitable device performance a good quality crystalline semiconduc­
tor is needed to obtain good carrier mobility and thus high trarisconductanee (figure 1.2). 
Finally, the silicon to insulator interface is crucial to preverit Junction leakage aridpinning of 
the Fermi-potential. In the following, several SOI technologies will be discussed along with 
their potentials and their problems, which still exist to date.
Several fabrication processes have been developed for silicon on insulator (SOI). The 
first successful ones were by hetero-epitaxy of silicon on an insulating crystalline substrate 
of sapphire or spinel (SOS, [60-64]). Drawbacks of this technology are the out-diffusion of ;
6Figure 1.1: Silicon as insulator, crystalline form of silicon dioxide. Sample from Mt. 
Zinggenstock, Bemese Oberland, Switzerland.
aluminum from the substrate into the silicon, high defect density due to lattice mismatch, and 
a related low carrier mobility. Recently, a solution to out-diffusion was found by L. J. 
Schowalter [65], who used crystalline calcium fluoride as an insulator and growing silicon 
epitaxially on this insulator.
Different methods have been utilized to obtain crystalline silicon on amorphous 
insulators. The silicon can be deposited amorphous or polycrystalline and then recrystallized 
by applying heat through furnace annealing [66], lasers [67-71], strip-heaters [72], or 
electron bombardment. Better results were obtained by amorphization of the polysilicon 
layer prior to the recrystallization [69,76]. Most cases required some means of seeding the 
recrystallization area and the re-growth is then performed as liquid- (LPE or ZMR) or solid- 
phase epitaxy (SPE, [73-82]) laterally from this seed. Difficulties encountered with these 
processes are wafer warpage, unwanted diffusion of impurities, and stress due to mismatched 
thermal expansion coefficients. High defect densities and subgrain boundaries occurring in 
the crystalline material in a random fashion lead to unpredictable device performance [71]. 
Material transport (generation of teardrops or mounds downstream from the seed), even in 
solid-phase epitaxy, leads to technological difficulties for controlling device performance. 
Insulated silicon layers are also produced by the technique of buried oxide, i. e. oxygen is 
implanted at high energy below the surface (SIMOX, [83-88]) to the stochiometric ratio of
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Figure 1,2: Semiconductor grade silicon. Left: polycrystalline, right: monocrystalline.
SiO2 or generated electrochemically by the full insulation by porous oxidized silicon process 
(FIPOS, [89]). A high-temperature step is needed to anneal radiation damages in the insulated 
silicon layer and to chemically bond the implanted oxygen to form SiO2. Both these processes 
have the disadvantage that the oxide insulator formed by these steps exhibits increased 
leakage and a poor interface. The oxidized porous silicon approach will yield a rough 
interface such that the actual surface ismuch larger than is necessary. The implanted oxygen 
leaves implant tails of the impurity, which introduces a multitude of traps. Either of these 
effects will render the interface electrically useless.
A relatively new and promising technology joins two oxidized silicon wafers together, 
after which the device wafer is thinned to the required thickness (silicon direct bonding, SDB, 
[90-95]). This process is most closely related to the device insulation (Cl) process [96] where 
a polysilicon handle is applied to a v-shaped groove etched in an oxidized wafer, and the 
wafer is subsequently thinned to a desired device thickness. The following high-temperature 
steps for diffusion and oxidation can induce severe warpage in the poly handle, a problem 
which is circumvented with SDB as the handle is also crystalline. The initial bonding of the 
two wafers, proposed to be of the van der Waals type, is strengthened in a high-temperature 
anneal, where hydrogen bridges are formed on silanol groups, and finally chemical bonds are 
established under elimination OfH2O at sufficiently high temperatures. The former interface 
between the two oxide has vanished and the resulting binding cannot be discerned from bulk 
SiO2. The main difficulties of this technology are the void-free bonding and thinning of the 
device wafer from some SOOpm of bulk wafers to less than Ipm  for devices. Wafer standards 
allow for a thickness variation of 10% (50pm for4" wafers), which has to be reduced to less 
than 0 .1 pm for typical SQI-CMOS applications and reproducible device parameters.
1.5 EpitaxiaI Lateral Overgrowth
The planar process introduced for integrated circuits has a number of disadvantages due 
to the accessibility of only one surface and the three-dimensional nature of all diffusions for 
bipolar junction transistors (BJTs) [97]. Similar drawbacks are observed for CMOS; i. e. the 
need of junction insulation between circuit elements gives rise to area loss (lateral diffusion 
of wells). Additionally, the use of LOCOS to produce field oxide on top of implants yields 
bird’s beaks, which are transition areas with slowly diminishing oxide thickness. This not 
only reduces the channel width of the transistors, but also increases the necessary separation 
between devices. One suggested solution is the use of trench insulation [98], but the wafer 
surface with a combination of narrow trenches for device isolation and wide areas for field 
oxide is difficult to fill with CVD polysilicon, oxides, or other dielectric materials.
The development of the planar bipolar transistor showed that a low-resistivity connec­
tion to the collector is critical for high-current and power applications. For quite some time, 
the buried implant approach has been used. A collector connection is diffused into the surface 
of the substrate, after which a high-resistivity epitaxial layer is grown into which the actual 
B J t  is implemented [99]. Obviously, the quality of the epitaxy is imperative for carrier 
lifetime and the process has been constantly refined for this reason and the effects of 
incorporation of defects have been analyzed [100]. The experience gained with low-doped 
epitaxy on low-resistivity material is also used for twin-well CMOS technology to reduce 
latch-up susceptibility.
Selective epitaxial growth (SEG) in openings cut into the field oxide was established on 
(111) surfaces for the BJT [101,102] and on (100) for the MOSFETs [103-107]. The 
technique is also used to fill insulation trenches of arbitrary width after oxidation and 
removing the oxide at the bottom of the trench [ 108]. At high temperatures (1100°C), etching 
is observed right at the Si-SiO2Interface, indicating a lower activation energy o f stressed Si- 
O bonds [109], therefore a low-temperature epitaxy must be employed. Lattice defects at the 
oxide sidewalls, especially those with (110) orientations, have to be prevented by using a 
Si3N4 or polysilicon coating [110,111], The observation of the local loading effect [112] 
indicates an important property of the epitaxial growth. A major contribution o f reactants is 
dpc to the super-saturation of silicon radicals over SiO2 masked areas in the high-growth-rate 
regime (diffusion limited). Finally, defects introduced by the Si-SiO2 interface on the 
sidewalls of the SEG were investigated [113-116].
The aforementioned effect of lateral flow of reactants led to the development of epitaxial 
lateral overgrowth (ELO) [117]. A comparison of transistors in bulk silicon, epitaxy over 
seed, and oyer oxide shows that devices can be built-in the overgrowth, although a reduction 
in their performance was observed [118]. D. Rathmanetal [119] obtained the best results with 
SiH4 on (100) substrates with thin oxides (300A) and boundaries aligned along <100> 
directions. Other workers drastically improved aspect ratios (lateral/vertical growth) by
9recessing the oxide to get a planar seed-oxide surface [120,121]. It was observed that the 
overgrowth was bounded by crystalline facets similar to naturally occurring crystals, and that 
the growth rate on different planes could be controlled by adding additional gas species. In 
one example the growth front was tailored by varying the HCl content to obtain void free 
joining of two ELO sidewalls (Bradbury et al ,[122]).
An attempt was made to increase the lateral growth by using a large ratio of masked to 
total area and low HCl concentrations to maximize the loading effect. This possibility is 
limited, as very high levels of supersaturation will lead topolysilicpn nucleation on the oxide 
after a certain incubation time [123,124], The original explanation that surface diffusion of 
adatoms on the oxide is responsible for this local loading effect, could not be substantiated. 
This should lead to aspect ratios for lateral vs. vertical growth larger than one, which was not 
observed experimentally. A technique of subsequent growth and etching inhibits the 
nucleation on SiO2, while maintaining the high flow of reactants along the SiO2 surface 
[125,126], but on repeating these experiments the aspect ratio could not be increased above 
one.
A look at VLSI circuits shows that much more area is consumed by interconnects than 
by the actual active area used for the transistors^ A full-wafer epitaxy on insulator like the 
ELO process is therefore unnecessary and even has disadvantages. First, there are problems 
in connecting fothedov^-leyel' active area and second, defects are generated at the joining 
of different ELO regions. In the present work, the epitaxy is therefore limited to the area 
where it is actually used, the PMOS transistor sites (local overgrowth, LOG). This technique, 
along with preliminary results, was presented at several recent conferences [127-132]. It 
includes the advantage of a good ratio of masked (SiO2 covered) area to LOG area compared 
to the ELO process, thus increasing the lateral flux of reactants and improving the lateral-to- 
vertical growth aspect ratio. In ourprocess, the seed is bounded in every diiectiofo^ 
leads to a growth progress in three dimensions rather than in two as is the ease for the 
elongated stripes of the ELO process. This increase of seed boundary will produce more 
facets, since growth will proceed in new crystalline directions, and could therefore cause 
additional difficulties. Furthermore, all p-type channels Will be away from the edge of seed 
areas or the joining of growth fronts and should therefore be relatively defect-free. Such a 
process will be discussed latefin more detail. The test circuits used to show the feasibility of 
this new technology will also be presented.
1.6 Three-Dimensional Integration ,■A M-V
An obvious way to increase packing density in integrated circuits is the vertical stacking 
of devices or circuits. This can be realized by package-oriented technologies, where multiple 
ICs are joined (flip-chip [133], piggy-back mounting or chip bonding [134]), o r  with 
monolithic technologies. Insulation between active devices becomes more difficult with
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monolithic systems, but a higher number of active layers can be realized. Three-dimensional 
junction insulation by lateral control using molecular-beam epitaxy [I, 135] is still in its 
infancy, but a dielectric insulated technology (zone-melt recrystallization, ZMR, [136]) has 
demonstrated an active vision sensor and image processor in three active layers.
Flip-chip bonding is the furthest developed technology for high integration. The 
shortcomings of this technology are large area of chip to chip bail-bond pads (0.01mm2), 
difficult testing prior to assembly and limitation to two active layers for circuits, one on each 
chip. Piggy-back assemblies require interconnects through the chip by diffusion or drilling 
and galvanic deposition, which are difficult to fabricate. Chip bonding reduces the necessary 
contact area to I Opm2, but is again limited to two layers for active devices.
ZMR is the only technology to achieve multiple devices on a chip. The two different 
schemes that havebeen built are the stacked- [ 137-139] and the joint-gate [140,14ljdevices. 
Up to three active layers have been realized, but the SOlfilms generatedby ZMR demonstrate 
decreased mobilities by as much as 30% and high statistical variation [136] due to random 
subgrain-boundaries. Planarization is indispensable for the necessary five layers of structu­
red polysilicon [142] to allow metalization of the chip.
1.7 3-D by Local Overgrowth
In order to build 3D-CMOS circuits [143], the fabrication process has to be optimized 
for planarity [142], and connectability to the lower devices has to be ensured. LOG is 
especially suited for these requirements, since the seeded growth yields connections to the 
substrate devices and the local nature of the overgrowth allows for further contacts to the 
bottom layer. Additionally, the planarization process necessary for the thinning of the 
overgrowth yields a surface more planar than that of a bulk CMOS process with a standard 
LOCOS field oxide.
The dielectric insulation of stacked technologies reduces the parasitic capacitances 
observed in bulk CMOS circuits. The reduction of wiring length further speeds up the circuit, 
while actually reducing power consumption, due to the reduced node capacitances. These 
gains in speed may make a strip-line interconnect scheme necessary to reduce RC line loss. 
Chapter 6 will show how this can be realized easily in a LOG process.
There are essentially three different processing possibilities to manufacture stacked 
devices with local overgrowth. These processes will be discussed in detail with their 
advantages and disadvantages, and a comparison to a standard CMOS process will be made.
In a standard CMOS process, the complementary devices are defined and connected by 
11 masking steps. If channel lengths below 2.5pm are to ‘be realized, special drain 
engineering is necessary to prevent device deterioration due to hot-carrier effects. Since 3pm 
devices are investigated in this work, such schemes like double-diffused drain or lightly
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Figure 1.3: Schematic cut view of a standard CMOS inverter.
doped drain with spacer technology are not considered. Therefore, a standard CMOS process 
can be described by the following steps:
Tdefiningwellsforcom plem entarydevices
2. implanting field to preventinversion under field-oxide
3. growing patterned field-bxide (LOCOS)
4. growing gate oxide
5. implanting threshold adjust
6. opening buried contacts
7. deposition and patterning of poly silicon
8. source and drain implantations
9. depositing oxide (insulating oxide)
10. opening contacts
11. deposition and structuring metalization
Figure 1.3 shows schematically an inverter built with such a process. In thisapproach, 
the active area (actual transistor site) is partially recessed in the field oxide, resulting in a 
rather uneven top surface, especially where the polysilicon is on top of the field-oxide. This 
creates problems with lithography on highly reflective metal layers.
The non-planarity of the device surface is even worse than it appears in figure 1.3 as the 
polysilicon of the gate has to overlap the field oxide and is contacted with metal in this area. 
Additionally, the LOCaI Oxidation Step (LOCOS) which in turn yields bird’s beaks, a 
gradual shallowing of the oxide towards the transistor, increases the area required and limits 
the minimal channel widths and separations of transistors. An alternative technique is to 
recess the gate in a groove [144] , but this is not widely used due to radiation damage induced 
while etching the groove used for the gate.
The subject of this work was to investigate new 3-D technologies for CMOS. Several 
were considered and will be summarized in the following. The first process to manufacture 
a joint-gate CMOS inverter uses relatively thick overgrowths. The ELO process generates 
crystalline structures which are about as thick as they extend laterally over the insulator, 
therefore it is eovenient to make use of this geometry for the device. The crystalline growth 
has to he seeded on bulk silicon and will extend also laterally over an amorphous insulator. 
Despite claims in the literature [121], it was not possible to grow laterally with higher rates 
than vertically (by increasing the diffusion of reactants along the amorphous surface)., 
Therefore, a lateral-to-vertical-growth aspect ratio close to one is obtained. Thus a geometry 
as presented in figure 1.4 results for the stacked devices. A process sequence would 
correspondingly be the following:
1. implanting n - well for p - channel bulk transistors
2. growing and pattern field oxide
3. growing gate oxide , ■'
4. opening buried contacts (optional, yield vs area)
5. deposition and patterning of poly silicon
6. source and drain implantation for substrate FETs
7. growing oxide on polysilicon (top gate oxide)
8. opening seed areas L ■; -,/■ VL t: - ; y :;:.
9. performing LOG with necessary source doping 
; 10. depositing; protective oxide on LOG
IL im plantingdrainonL O G
12. opening contacts
13. depositing metalization
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Figure 1.4. Vertical cross-section of thick overgrowth stacked inverter. By reducing the 
; ; ; overgrowth thickness, a vertical PMOS [145] is obtained.
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Figure 1.5: Cross-sectional view of a dense 3D inverter with vertical channel in overgrowth.
The advantages of this technology are the tolerance in actual overgrowth (as Iong aS the 
actual channel length of the top device is not critical) and a relatively simple process. The 
disadvantages, however, are a relatively high step over which the overgrowth has to take 
place, and the necessary doping during growth. Alternatively, the overgrowth process has to 
be interrupted to perform the drain implant of the top p-channel transistor (PMOS) before it 
is submerged under the low-doped channel material. This drain doping is needed to form a 
p+/n+junction with the drain diffusion zone of the n-channel transistor as illustrated in figure 
1.4. Additionally, the necessary height of the structure to provide insulation between source 
and drain makes subsequent lithography steps almost impossible for long-channel devices. 
The thickness of the overgrowth cannot be reduced using planarization techniques since 
punch-through between source and drain regions of the top device has to be prevented 
everywhere by sufficient separation.
If the amount of overgrowth is reduced to extend only slightly above the poly gate, and 
the channel is implemented on the vertical sidewall of the overgrowth [145], a very dense 
circuit design can be implemented as shown in figure 1.5. Drawbacks of this strategy are very- 
short-channel properties of the vertical device and the reduction of carriermobility due to the 
rough polysilicon sidewall after etching. This technology has not been further pursued due 
to the trade-off between planarity and short-channel operation.
The topography issue can be resolved by using a planarized overgrowth, shown in figure 
1.6. This third approach to 3D-CM0S with selective epitaxy requires more lateral extension 
Of the SOI film to allow for implants and contacts on both sides of the polysilicon gate. The 
silicon film has to be less than Ijim thick to enable dopant diffusions to reach throughout the 
film without substantial loss of channel length. This thickness has to be reached through 
improvetnents in lateral-to-vertical aspect ratio during lateral growth or different planariza-
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Figure 1.6: Planarized CMOS stacked inverter.
tion techniques such as ion milling [146], selective wet etches, dry etching, lapping or 
polishing.Although,M  milling distorts the properties o f  the milled silicon due to radiation 
damage, this is of no concern here since active devices do not have to be built on the top 
surface. On the other hand, dual-gate transistors [147] could be built if this interface is of good 
quality, as shown in figure 1.6.
The process can be completed with only 6 masking layers and quite short turnaround 
times, since extensive well-diffusion times are not necessary. This technology is therefore 
very attractive compared to bulk CMOS, both in respect of processing time, and circuit 
density* The larger extension of lateral overgrowth in this process requires a longer epitaxy 
cycle, which increases the time-temperature product affecting dopants of the bulk device. 
Additionally, surface roughness on top of the submerged polysilicon gate could give rise to 
polycrystalline growth or reduced channel mobility at this interface. Yet, because of the 
simplicity of the process and the other mentioned advantages, it has been selected as the main 
target for the present work.
One disadvantage of the design is a rather large overlap capacitance between gate and 
top source or top drain (equivalent of a Miller capacitance) and between both sources. These 
capacitances could significantly decrease circuit speed and needs to be addressed in further 
developments of the LOG process. In order to minimize these problems, two approaches 
could be utilized. The insulating dielectric between the two stacked devices could be made 
thicker, and the joint-gate operation abandoned, as discussed in greater detail further down, 
or a recessed structure could be chosen. In this second process, a trench is etched into the 
silicon with a depth of the gate thickness. If processes like ion milling or reactive ion etching 
are used, the radiation damage to the substrate has to be removed by repeated oxidation and 
removal of oxide. C-V analysis of the area under a gate can show the quality of the active area.
After the gate oxidation, the gate is defined by poly silicon deposition and a planarization step. 
If the planarization is performed carefully, the gate surface will be flush with the substrate 
surface, generating a recessed gate [144]. This process has been tested here as an initial step 
towards a low-capacitance joint-gate structure.
In order to reduce overlap capacitances of the joint-gate process, the oxide on the sides 
of the gate has to be significantly thicker than the gate-oxide. Ideally, it should be about as 
thick as the polysilicon gate. It could also be advantageous (although not necessary) to grow 
the lateral epitaxy from a seed which is flush with the surrounding thick oxide. This would 
eliminate “obstacles” in the growth front of the LOG: everything but the seed areas is etched 
below the substrate surface as described in the previous paragraph. The gate would then 
deposited 0.5pm away from the seed to reduce capacitance. Source/drain implants define the 
lower transistor, and the recessed areas have to be filled in with CVD oxide (since a high 
temperature growth step would diffuse the implants unnecessarily). A planarization-step is 
needed to smoothen the surface. Problems with the poor quality o f GVD oxide can be 
alleviated by growing a layer of dry oxide before the deposition; of the thick oxide. The 
process for this technology can be outlined as follows (a crosS-seetional view is depicted in 
figure 1.7) f ;'.:1 f;"'- v=
1. recessing the active area
2. implantation forthreshold voltage adjustment
3. removing possible etch damages
4. growing gate oxide
5. opening buried Contacts
^  deposition and defining gate polysilicOn
T;S)D implantation
:8. growing top oxide ;r  ’ ■■■ -I ' '
9. filling recesses with CVD oxide
10. planarization of surface and growing top gate-oxide
11. cutting seed areas and growing local epitaxy
12. thinning of LOG to about O.Spm
13. using the gate mask to define top S/D areas
14. implanting the resist masked S/D areas
15. removing the resist and driving impurities through LOG
16. deposit passivating oxide
17. etching contact holes
18. deposition and structuring of metalization
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Figure 1.7: Low capacitance inverter.
mmmm
s i i i i w
LOG SSiIiiii
p- S u b s t r a t e
Figure 1.8: Restricted local overgrowth schematics. The progressing growth is shown 
with different shades, ; v ;W w v;'': .
As mentioned above, it is not really necessary to recess the active areas, as selective 
epitaxy could be used to fill the seed holes in this thick oxide. The only complication that 
could arise here as compared to the processes described previously is the necessary oxide 
planarization needed to expose the polysilicon and the growth of the second gate-oxide.
In the two LOG processes presented before, the selective epitaxy is left to grow from 
the seed in all directions, only limited by the respective growth rate of the generated facets. 
This limits the freedom of the design, since the channel width is affected by the growth time, 
arid several growth fronts could merge, generatingunwarned connections. In-this third 
approach, the LOG film is restricted by steps in a thick plasma-oxide, always ensuring a 
planar surface (figure 1.8). Although this concept could not be realized in this form, as the 
vertical growth distance was comparable to the lateral dimension, the bXide surface outside 
therecesses (“tubs”) for the overgrowth serves as an ideal reference surface for planarization,
ensuring a planar wafer topography at any stage of the process.
With the above concept, it is possible to realize even the gate electrode in crystalline 
silicon. This enables the realization of an active transfer gate in front of the transistor gate 
electrode without additional contacts. Both stacked- (gate always on top of device) and jpint- 
gate circuits can be realized with this process. There is no principal limitation to the number
of silicon films, as the surface is always planar and a crystalline seed is available just below 
the surface. As this technology matures, more and more active layers can be realized with 
yield only related to the number of lithography steps, Atlthough this process can be done with 
polyerystalline gates (allowing for self-alignment Of channels and reducing the ^ time- 
temperature budget on devices), it is illustrated here in an all-crystalline realization, which 
makes transistors in any silicon layer possible. The necessary steps: are as follows.
1. lower S/D areas are implanted in the silicon substrate,
2. a thin thermal oxide is grown,
■ ■ ' - ■ ' ■ - ■ ■ . . -i - . .
3. 0,3jim field oxide is deposited by CVD,
4, tub areas are plasma-etched,
5, gate oxide is grown (400A),
6, seed areas are cut,
7, restricted local epitaxy is grown for the crystalline gate, planarized and 
heavily doped,
a second thin oxide is grown on the gate,
9. additional field oxide is deposited by CVD,
■. 1G. top transistor tub is plasma-etched,
11. a second gate oxide is grown,
12. seed areas are cut,
13. second restricted localized overgrowth is performed,
14. phosphorus doping is introduced into channel area,
15. S/D areas are doped p+,
16. metalization is applied and structured.
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Figure 1.9: CMOS inverter by restricted local overgrowth.
Figure 1.10: Restricted LOG by polishing planarization.
The I st and 2nd epitaxy, as shown in figure 1.9, would also serve as vertical interconnect 
area (via) for contacting to the lower transistors.
This forth LOG process unifies the advantages of minimum parasitic capacitances and 
excellent planarity, allowing for high-speed circuits with several stacked active layers. The 
drawback of not achieving self-aligned devices, if crystalline gates are built, is minimal with 
modem stepper alignment and is more than compensated for by the reduction of parasitic 
devices. Experiments with polycrystalline gates show the process to be feasible (figure 1.10), 
and some further ideas for new interconnection schemes will make this process very 
attractive for high-density and high-speed applications. As this process is more complex than 
the planarized LOG, only initial studies have been done, but the results presented in the
concluding chapter of this thesis will reveal the potential of this process.
1.8 ObjectivesofthisW ork
The aim of this \york is to demonstrate the feasibility of the local-overgrowth process 
for three-dimensional CMOS circuits. The number of active layers was restricted to two in 
order to minimize yield loss by process-induced defects. On the device side, transistors were 
characterized in the substrate and in the overgrowth after the processing was complete, the 
circuit performance was demonstrated by stacked- and joint-gate inverters. To show the 
possible circuit density, layout designs will be presented to utilize the advantages of the local 
overgrowth.
The ELO process [149] had to be modified to allow overgrowth on a device scale. The 
essentially two-dimensional growth of the ELO process (the geometry of growth is indepen­
dent of location along the seed stripes, which extend through the whole wafer) was modified
to a three-dimensional geometry by several finite, actually quite small seed windows. This 
made additional facets on the growth possible, and also new sources for crystalline defects. 
The features critical to the device performance are few lattice defects in the overgrowth and 
a good interface to existing oxides. Within the context of this work, the first crystalline 
overgrowth on oxidized polysilicon was realized to build stacked and joint-gate devices.
It was not possible, despite claims in literature, to grow the selective epitaxy preferen­
tially in the lateral direction. The resulting crystallites, which were about as high as they 
extended laterally, needed to be planarized for further device processing. The size of the 
features (more than I Ojim high and twice as wide) made traditional planarization approaches 
not feasible. Additibnal difficulties for this process were the need for better than 10% 
uniformity in final film thickness despite surface unevenness due to facets, and the removal 
of more than 90% of the maximum thickness, as well as the absence of material contrast for 
end-point detection.
Parallel to the extensive process-development work, the density gain of this technology 
was studied with logic functions and storage devices. A novel design methodology was used 
to develop flip-flops and new content-addressable memory (CAM) designs. The circuit 
designs, together with standard lbgic gates optimized for three-dimensional integration, will 
be presented in chapter 2.
In chapter 3 the local overgrowth process used to fabricate SOI filiris ofdie size of single 
devices will be described, Material analysis methods are presented, which demonstrate the 
good crystalline quality of the silicon overgrowths. Chapter 4 will address the necessary 
planarization, A self-limiting process has been developed to reduce the SOI film thickness 
to the sub-jam range. The excellent planarity of the device surface implies varying dielectric 
thickness to be spanned by contact holes. Device and circuit results of the LOG process will 
be given in chapter 5. A novel dual-gate PMO$ transistor shows almost identical current 
capabilities as NMOS transistors of the same device geometry.
Chapter 6 will give a concluding overview and an outlook how this process can be 
further improved. Problem areas of the fabricated devices are pinpointed, and ways to 
circumvent them are given. Someof the considered effects, such as hot-eairief threshold shift 
and metal-silicon contact degradation are not restricted to SOI, but affect all high-density
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CHAPTER 2
DESIGN OF THREE-DIMENSIONAL CIRCUITS
2.1 Introduction
In the following sections the circuit elements will be developed for the LOG process 
described in the previous chapter. Starting from simple, standard Ibgic and storage elements 
m orecomplex circuits will be composed, which will finally be combined to  a Content- 
addressable memory (CAM). This CAM design will then be implemented as a test vehicle 
for the new process.
First, causal circuit elements, whichdepend only on their inputs, are discussed. Then, 
sequential elements are presented, which can store previous states of logic. It will be 
established that most circuit building blocks can be composed of inverter- type structures.For 
this reason, a new circuit representation is adopted for the inverter, which indicates the 
s tak ed  nature of the two complementary transistors (as shown in figure 2>i). Finally, clocked 
circuits will be briefly discussed, which give considerable savings in both areaand power 
dtasipa(ion compared to standard CMOS circuitry.
The stacked CMOS approach reduces the area needed for a circuit by up to 1/5 as 
compared to a bulk CMOS process with the same minimum dimensions [150], This is 
achieved mostly by stacking the complementary devices, and by the omission of wells for N-
and PMQS transistors in the bulk. In association vyith minimum spacing this prevents latch-
up, and reduces necessary interconnections.
Reliability of circuits can be greatly enhanced by the reduction of several necessary 
metal contacts on a circuit. The substrate may serve as a power bus in stacked CMOS 
implementations and supply the devices built in this layer. The complementary transistors are 
inherently connected through the seed, and gate line lengths are reduced since the comple­
mentary transistors occupy the same position on theehip, This translates to areduction of line 
resistances, parasitic capacitance, interconnect complexity and associated circuit delays.
A few CMOS circuit elements shown in figure 2.2 help in making the following property 
obvious. Thereisal ways an n-channel and a matching p-channel transistor with the same gate 
voltage. Therefore the need for area consuming wells can be circumvented and the
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Figure 2.1: Novel schematic diagram and cross-sectional view of a LOG inverter.
interconnect problem is greatly simplified by stacking all complementary transistors on top 
of the corresponding first transistor, as suggested by Gibbons [151].
Latch-up is also prevented, as parasitic thyristors are eliminated together with the wells. 
The complementary silicon material for the two channel types is only connected at the seed 
area, where high doping levels prevent minority-carrier diffusion across the junction.
2.2 Basic Circuit Elements
The most simple building blocks are dependent only on a single input, or none. They 
include inverters, buffers, switches and unstable, oscillating circuits. Most of these circuits 
rely heavily on inverter-type structures, for which the LOG process has been optimized, and 
cap be built in stacked CMOS with considerable savings in area, parasitic capacitances and 
interconnection losses.
The inverter has been chosen as the centerpiece for this thesis work for several reasons. 
First, the following parts will show that it can be considered as the basic building block for 
CMOS circuitry. Second, the process has been optimized for this structure. Third, it is
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Figure 2.2. Novel design methodology for shared gate CMOS. Logic symbol (a), circuit 
design (b) and shared-gate design (c) is shown for three examples.
relatively easy to build and yields a vast amount of information about the LOG process and 
proves to be viable for stacked CMOS.
The inverter serves to provide the boolean complement of a signal, or, when cascaded 
in even numbers, it serves to regenerate signal levels and.drive outputmodes as a buffer. By 
adjusting the width to length ratio, the current drive capability can be adjusted to the 
capacitive load connected to the output of an inverter. On the other hand, this increases the 
capacitive load at its input by the increased gate area.
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The implementation in stacked CMOS is quite simple. A seed area is needed to start the 
selective epitaxy, and since the amount of lateral overgrowth is limited, the polysilicon gate 
should be as close to the seed as possible. Without any loss of area a transistor can be built 
under the gate in the bulk silicon. The two complementary transistors are now connected by 
a diode at their drains through the seed area, as shown in figure 2 .1. By tying the sources of 
the two transistors to the corresponding power supplies, inverting action is observed between 
the gate input and the common drain output. This basic element allows almost complete 
electrical characterization of the new process. Each of these transistors can be measured 
separately and thus all transistor parameters extracted for future designs. With the inverter 
its transfer characteristics and thus noise margins and gain can be measured.
The inverter forces its output to be the complement of the input, therefore an unstable 
condition arises if an odd number is connected in a loop; Somewhere in the ring an inverter 
must have the same signal level both at the input and output. It will then force the output to 
become the complement of the input, thus propagating the unstable condition to the 
succeeding inverter. The average delay time, from the point where the the inverter starts to 
switch until the next inverter does so, is the gate transit time or propagation delay. It depends 
on the current drive of the inverter and the capacitive load from the following gate and 
interconiiection. A ring oscillator (as shown in figure 2.3) will yield a frequency from which 
the propagation delay of each stage is obtained. This delay, together with the current drive 
of each kind of transistor yields data on parasitic capacitances and thus the inherent speed of 
this new technology.
Finally, some circuit designs such as “Switched Capacitor” filter circuits need gates, 
which are open or closed, depending on the input signal level. This is of course the most basic
digital transistor action and is often implemented by a NMOS transfer gate; a single n-channel
transistor, which connects source to drain if the gate voltage is high. Its disadvantage is a 
varying resistance, which rises with rising signal levels at the source/drain, reducing the 
effective gate voltage (figure 2.4b). Its complement, a PMOS transfer gate, has exactly the
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Figure 2.3: Ring oscillator composed of an uneven number of inverters. The number 
exceeds in reality 50 stages to minimize the error introduced by the additional 
load for buffering the signal for high impedance loads.
opposite properties and therefore it is useful in some applications to combine the two. In this 
case, the complement of the n-channel gate vpltage has to be provided. Since the potential 
to be applied to the gate is different for each channel type, it requires an additional gate level. 
The implementation in a stacked CMOS process will require two transistor sites, which can 
overlap either at the source- or at the drain area. One very nice design, which is unfortunately 
technologically quite difficult to realize, was presented by Gibbons in 1982 [151] (figure 
2.5b). ■■■■;?;:- - - v  f V / f H  ; H f  Cv ■?; f -
Apparently quite a high price must be paid for the improved transfer characteristics, an 
inverted control signal has to be provided and an additional process level has to be included. 
On the other hand, it obviously points in the vertical direction. If a further gate level is 
included, the process can be continued to build overgrowths and thusobtain a higher degree
b) Tr an s c o ndue t ance  ©f e n ha ncenrient MOS Trans istor
Figure 2v4: a)Circuit diagrams of CMOS transfer gates, b) Transconductance of FET. 
Inverse logic levels are underscored.
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Figure 2.5. Gross-sections of CMOS transfer gates, a) LOG transfer gate, b) stacked transfer 
gate [149],
2,3 Logie Building Blocks
In this section, several circuit elements will be discussed which combine multiple inputs 
to form a response at the output: The output is described: by a truth-table Of the current state
of inputs and do not depend on any previous state of the circuit.
The switching device built from two complementary transfer gates gives the first logic 
gate which still resembles the inverter. It is a selector, switching either of the inputs to the 
common output. If the supplies of the inverter are substituted by a logic level and its 
complement, this results in a rudimentary exclusive or (EXOR) as illustrated in figure 2.6a. 
In the case of input “B” being high the function is still the same as an ordinary inverter.
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However, the response is quite different if B is low. The transistors get into the triode region 
(low conductance of transistors) as shown in figure 2.4b. As seen in this figure the drain 
conductance approaches zero as the drain voltage goes below the threshold voltage. 
Therefore not only speed is lost due to the low conductance, but also at least the threshold 
voltages in the logic swing of the output. These losses are depicted by parentheses in the truth 
table of figure 2.6a. These obvious, deficiencies of this gate can be circumvented by including 
its complement, thus making a four input EXOR depicted in figure 2.6b. Now, at any state 
one o f  the. inverters is worlpng in its notmal mode: S iiice the ,provision of both signals and 
v theirinverse for the EXOR is not always easily possible, an alternate design that has been used 
contains a rudimentary EXOR with an inverter to.provide full signal swing at the output.
OTie impoi^aftt buildinl blocks for GMOS logic are thevNAND and NOR gates. The 
combination of these two gates make it possible to realize any logic function. Since the 
number of inputs reduces the noise margin (due to the compounded threshold voltage losses 
o f  serially connected transistors),but also increasesfhe complexity Of thegate, a compromise 
of three inputs was decided on. The most 'notable ’difference to the previously introduced 
designs are the EM pS transistors without underlying complement. The matching NMOS
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Figure 2.6: Stacked CMOS a) Selector and b) EXOR.
transistors had to be located elsewhere in order that the drains of the complementary 
transistors are not connected to each other. The complete logic gates are shown in figure 2.7
The NOR is more difficult to build for multiple inputs, since the series connection of 
transistors is in the overgrowth. At this time the number of gates in series in the overgrowth 
is limited to one, therefore several LOG have to be used with the corresponding increase of 
parasitic capacitance.
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Figure 2.7: Three-input NAND. Logic diagram, standard circuit diagram, layout diagram 
and actual layout.
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figure 2.8: Three-input NOR. Logie, circuit diagram and actual layout.
2.4 Clocked Logic
A possibility to further reduce the power dissipation in CMOS circuits is the use df 
clocked circuitry. The technique is to sense for charges, rather than voltages, and hence 
determine if circuit branches are conductive or not. An added benefit is the improvement of 
circuit densityj since it is not necessary to use two transistors per input, as required in standard 
CMOS. Only one plus some overhead is needed, this is cpmparable to NMOS implementa-
SThe most prominent representative of this family of digital circuits is DOMINQ-Iogic. 
As can be seen in figure 2.9, the PMOS transistors are only used to pre-charge a node, and 
to sense its charge with an Inverten
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Figure 2.9: Logic AND impleniehted in DOMINO docked logic,
2.5 Storage Devices
A number of circuits are needed to: storedata temporarily (sequential circuits), in order 
to let the output to be dependent on previous states of the circuit. TTiis storage of logic levels 
can be implemented with a latch, two cross-coupled inverter (static storage); This circuit is 
stabledn twoconditions, where either inverter forcesa low levelswhile the other forces high. 
The state of the latch can be read by a probe which draws less current than the inverter Can 
supply, and new data can be forced by currents higher than that. Dynamic storage schemes 
won’t be discussed in detaiL In such circuits data is stored on a 'Capacitance and ha? to be 
refreshed regularly, due to parasitic currents discharging the capacitor.
An implementation of static storage is the Master-Slave Flip-Flop (MS-FF), shown in 
figure 2.10, where the cross-coupling can be interrupted to reduce the requirements on the
input driving device for writingdata. The circuitcontains two latches, to insure valid data at
the input, even if some logic feeding the input is dependent on the output of the latch. If this 
condition can be prevented, only half of the MS-FF can be used as a delay-flip-flop (D-FF). 
Significant savings in area and circuit complexity are obtained by using the stacked CMOS 
elements inverter and selector. Only 6 transistor footprints are needed (standard CMOS: 8 
NMOS and 4 PMOS) and only one control signal (standard CMOS: two complementary 
signals) is necessary.
For higher data storage requirements, such as in a random access memory (RAM), it is 
necessary to minimize the number of transistors per stored bit., All the management for 
overwriting data and for sensing stored data is shifted to peripheral circuitry, only the actual 
storage (latch) and circuitry to select the data (transfer gates) is included in the cell. Figure 
2.11 shows a minimal static RAM cell, which contains only six transistors.
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Figure 2.1 0; Master-Slave: Flip-Flop. B y u sing the selector for switching between input and 
cross-coupling, only one clock is needed.
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Figure 2.11: Six-transistor RAM cell.
A major drawback of conventional memories is the addresses-organized data-storage. 
Accesstothedatahastobegainedbytheaddressandallseafchandeom pareoperationshave 
to be done in the central processing unit (CPU). A Content Addressable Memory (CAM) can
be searched by the data stored in it, rather than by the coded address. Other hames for this 
device are Associative Memory, Content Addressed Memory, and Data-Addressed Memory. 
This device allows for search and compare operations in the memory itself, freeing the CPU 
for other activities and speeding up a number of operations occurring frequently in data- 
processing.
Obviously the simplest implementation of a CAM is to provide a storage ceil for every 
possible input word, which is set “ 1” if the word is stored in the memory and “0” otherwise
(Waldschmitt, [152]). The disadvantage of such a design is the high memory needed if a field 
of possible codes is sparsely populated, since all possibilities have to be provided. Additio­
nally, the overhead for accessing the storage bit increases greatly for longer words arid the 
access time increases accordingly. Most implementations take the approach of actually 
storing the data-word [153] and then obtain the match by a word-compare operation for each 
row (word) of the memory.
In Reeritrant Memories (CARM; Kadota [154,155]), special provisions are taken to 
keep the data-field continuous, even.when certain .words are deleted. There is no need for 
“filler” words which are not allowed formatching, On the other hand, the address of the match 
word becomes random and a second CARM has to be provided to translate the random 
address into meaningful data.
Within this work the CAM will be implemented as the reverse of a RAM, i. e. data 
(words) is fed in the input, and the response is the address of the matching stored word. It is 
leftto the application, if this address is the required data, or if data has to be accessed iha R ^M  
by this address. This approach becomes increasingly interesting, i f  the address length 
becomes comparable to the data-word-length. It is also valuable in normal von Neumann 
architectures to implement a data-dependent jump instruction, memory paging or sorting 
operation.
Each storage cell of a CAM has to consist of a storage cell for the data, and some circuitry 
to compare this data with a keyword. From the previously discussed circuits the most 
economic solution is the combination of the RAM cell with an EXOR or its complement. 
With this minimum configuration, the key data is supplied on the bit lines, and the full EXOR 
(figure 2.6) compares these lines with the cell data. In order to minimize the load on the bit­
lines by the potentially numerous cells, the gates of the selectors, father than the current 
carrying inputs, are connected to these lines and the current is drawn from the storage cell.
If the previously described RAM cell is connected with an EXOR such that the EXOR 
CQnipares continuously the bit and bit lines (underscore signifies inverse logic level) With the 
content of the cell, a basic CAM cell is realized. The output is only high if the outside bit 
matches the stored bit as shown in figure 2.12. Obviously the opposite of a RAM read is 
happening, as the cell is activated by a match with its content, rather than an address, thus the 
name content addressable memory (CAM).
One interesting aspect of a CAM is the search for stored data, which satisfies input words 
only at certain bit locations. A number of comparison operations can be moved from the CPU 
to the memory if such a scheme is available. Examples of such operations are limit searches 
(<’ -> etcX maximum searches, searches for certain properties (divisible by 4, odd,
remainder ip division by 8 equal to 5, etc). This could be implemented by allowing a third state
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Figure 2.12: Ten-transistor CAM cell consisting of a RAM cell and an EXOR.
“don’t care” for any bit, or by providing a separate masking word, which marks all locations ; 
in a word, which have to be matched. The implementation of this masking, either by tri-state 
or with a masking word affects the design of each cell of the memory as shown in figtire 2.13. 
In this scheme, the masking is obtained by keeping both bit and bit lines on the samelogic 
level, but this increases the load on the bit lines. An extension of this scheme to actually store 
data with “don’t care” bit locations has also been proposed [156,157]. This increases the cell 
complexity for static schemes, since ternary data has to be stored, thereby impeding the 
application of a cross-coupled latch. The possibility of storing classes of data rather than 
single words may not merit the increased complexity, and hence this implementation was not 
pursued.
Another application of the CAM is the regeneration of noisy data, In this case it is not 
known, which bit(s) of a word are faulty, and the closest matching word has to be found. The 
number of bits with different information is called Hamming-Distance. Besides the recovery 
of distorted data, Such a scheme could be used for secure data transmission, since an 
eavesdropper would not know the word length and the valid data-words in a communication, 
and the implemented errors could be random, making a deciphering close to impossible. For 
such an application the Hamming-Distance between valid words should be made large, 
though still random, to allow for many different “faulty”, but recoverable, words. The 
implemehtation of this scheme does not really depend on the storage cell, but on the 
periphery.
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Figure 2.13: Masked CAM cell. If both bit and bit lines are kept low, the cell will indicate 
-a--.niatch.regardless-of.itscontents.'■■
Unfortunately, this improvement in capability of this Hamming-Distance memory 
(HD-CAM) comes with a high premium; i. e. the mismatch distance has to be generated from 
all match-outputs o f a stored word. This can be done by sequentially combining the Outputs 
[158], yielding a corresponding delay depending on the gates necessary for each bit and the 
number of bits per word. The only other approach with potentially higher speed is the 
combination o f cell outputs into an analog signal, making an elaborate sensing circuitry 
essential.
The similarity of the CAM cell discussed here with a RAM storage element makes it 
possible to combine the two memory structures. This gives the additional flexibility, that each 
stored word can be accessed either by the address, to get the data, or by the contents, to yield 
the address. Since each storage cell contains a RAM cell, the only requirement is to add the 
sensing circuitry for reading the CAM contents. This more versatile storage device, called 
CRAM (Content-Addressable/Random.-Access Memory), seems much closer to the way the 
brain stores data, and could be of great value for Artificial Intelligence (Al) and neural- 
network applications.
The cell designs that have been introduced so far have to be combined in some 
meaningful context to provide the required operations. In addition to placing the cells side 
to side to obtain the required word length, and combining sufficient rows to get the storage
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area, peripheral circuits have to provide the necessary stimuli to the cells, and also sense the 
usually quite weak responses of the cells. These additional, circuits contain sense amplifiers, 
line drivers and decoders to access a word location. Furthermore, a coder to condense the 
match lines to an address and match circuitry to combine the output of several cells to form 
a match/no-match flag is needed, as well as a multiple response resolver, when more than one 
word-match line indicates a match.
Several different CAM architectures have been realized [159-162], In the following, a 
slightly different approach is taken for the implementatiohin ouf process. It will be optimized 
for the process and will add some more functionality. It wasm entioned before that the 
addition of sense circuitry allows to operate this CAM as a RAM.;Therefore each column of 
CAM cellsis provided with aebmplete read/write circuitry o f a RAM. The memory can then 
be considered as a word-organized RAM, using only the cross-coupled inverter pair of the 
cell and ignoring the EXOR and any match circuitry. Therefore, a combined CAM/RAM 
(CRAM) is obtained with negligible area penaity (since peripheral requirements grow only 
linearly while the memory dimension grows quadratically). Of course the presented building 
blocks, the inverter and the transfer gate, are used almost exclusively. This results in a read/ 
write circuit design as shown in figure 2.14,
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Figure 2.14: Standard read/write circuitry for RAMs and RAM operation o f CRAM.
Higher sensitivities and thus higher speeds in reading can be obtained by a differential 
pair [163]. In this case, the lines are held at the same potential if no read occurs. During the 
read, a constant current is supplied to both lines, which is increased on one Une by the cell, 
and used up on the other line. The line capacitances are charged at different rates due to this 
assymetry, and the resulting voltage difference is sensed by the differential pair, figure 2.15 
shows this sensing scheme. Additionally, the write circuitry, which serves to feed the key 
word to the GAM has been modified to allow masked searches as well. If the mask input is 
high (indicating a don t care_ condition) both lines are pulled high and force a match 
independent of the cell contents. Furthermore, this design provides a latch to store the 
keyword bit, allowing for multiplexing data'and mask on the same data bus.
A content-addressable memory has to be word-organized in order to enable match 
detection with the whole keyword. For writing or reading da the memory (RAM-type 
operations), the word line of the corresponding row in the memory has to be activated. The 
operation to select the proper line is best implemented by a full decoder of the corresponding 
number of words. Our decoder selects one of eight word lines from a three bit address and
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Figure 2.15: Read/Write circuit with sense-amplifier andm asked match operation. The 
differential pair gives higher sensitivity and speed for RAM operation of the 
memory, and the masked data input improves GAM capabilities.
its complement by a NAND function. At the time of the memory design (spring 1985) the 3D 
NAND was not yet available, therefore a NMOS NAND with a buffer of two 3D inverters 
was used as shown in figure 2.16a. Another scheme, relying on the selector, is also shown 
in this figure.
The determination of a match of data within a storage cell (or of a word in several cells) 
depends on the implementation of the CAM. It will be however quite different for 
determining Hamming-Distances, masked keywords or perfect matches. Additionally, 
delays and wiring have to be minimized to save space and improve the speed of the circuit. 
The easiest scheme to determine a match within a cell, is to compare the cell contents with
Figure 2.16: Address decoder based a) on logic elements, and b) on selector and inverter- 
driver; v
the bit-lines (thus economizing an extra key-bit line per row of cells). This can be realized 
with any previously discussed E;XOR)EXNOR circuit; by comparing the cell content o f a 
RAM cell with the bit and bit lines; thus all four inputs can be proyided for the full EXOR;
If full matches are to be determined, the cell outputs have to be logically “ANDed”, to 
yield a high level only if all cells match (the same effect can be obtained if the mismatch is 
detected by an EXNOR and the outputs are “NORed”). A chain of such logic gates placed 
with each cell produces an undesirable delay, especially for greater Word-lengths [158], In 
the fastest scheme, the cells pull a pre-charged match-line to the opposite state wheri they 
detect a mismatch. Figure 2 .17a shows this implementatiori. The transistor count can be even 
further reduced by using the diode between p- and n-channel transistor [ 164] of the stacked 
EX pR  and providing an additional diode in the other branch [145]. In this scheme, the match 
line is actively pulled high, whenever a mismatch is detected. Due to the presence Of the 
diodes, no match Condition can pull down the match line With high logic level.
A masked keyword can be submitted, if the bit and bit lines have a state to signify a 
“don’t care” condition. In the previous examples this can be obtained by pulling both lines 
low, thereby preventing the EXOR to ever go high and signify a mismatch. This scheme can 
be implemented easily with a key register, where each cell o f the word forces both bit-lines 
of its column to get low with a n-channel transfer gate.
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Figure 2.17: CAM cells with active pull-down (9 transistors) and pull-up on mismatch.
It is however more difficult to determine the number of mismatches in a word. Either 
several data-lines have to be provided to encode the number of mismatches, or an analog 
signal has to be allowed on the match line, which can then be converted to a digital number 
of mismatched cells. The first option would require a distributed sequential logic (Kadota 
[ 154]), with its high propagation delay for long words, and the second option would require 
some form pf A/D converter with its inherent dependence on process-vaiiatiOii. Figure 2.18 
presents a possible approach to the second option. Due to the high channel resistance reached 
in the triode region toy the pull-down'PMOS transistor, it will not be able to discharge the 
match line completely on mismatch. By setting tip a resistive divider with these bit-match 
transistors, the output level of the match line will be reverse proportional to the number of 
mismatches, th e  resolution is the better, the fewer the mismatches in the word (which is the 
range which has to be discerned anyway).
In order to allow keywords with “don’t care5’ bit positions for a Content search o f the 
memory, a third state is necessary, Itwouldnot be economical to implement storage cells with 
three stable conditions, or even allow tri-leyel data, therefore ah additional mask word is 
chosen to flag the bit positions which should not be considered in the compare operation. In 
the CAM the columns of such masked bits are steered with both bit and bit lines at the same 
potential, to force a match signal independent of the cell contehts. Figure 2.19 shows the 
corresponding mask circuitry.
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Figure 2.18: CAM cell with resistive pull-down for Hamming-Distance detection.
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Figure 2.19: Column masking forCAM memory. The masking is realized by keeping both 
bit and Ml at the same level ;with a selector.
If a match is detected, be it full match, masked match, or Hamming-Distance below a
certain threshold, the match flag has to be set and the address of the matching word has to
encoded. The flag is created by “OR-ing” all the match lines (When I on the line signifies 
match), and the address is created by standard encoding. If a common addfeSs bus is used for 
writing data into memory and detecting matching addresses, an additional flag is needed to 
separate these two modes. In order to speed up operation, a latch may be provided on the 
match lines to allow the next data- and mask-word to be received, without getting transitions 
on the address lines.
For certain CAM operations, as for example masked match and Hamming-Distance, 
multiple matches are possibles In this case a Sequential Address Encoder (SAE, [155]) or a 
Multiple Response Resolver (MRR) has to be provided. Handshaking with the receiver of the 
addresses has to be organized, and the matching addresses have to be stepped through.
2.6 Test-Devices for Process Characterization
Four complete sets of masks were designed and processed to study different aspects of 
the local overgrowth. The investigations covered the range from basic growth studies, like 
loading effects, orientation and surface topography, to actual circuit designs and implemen­
tations. The main results obtained with these mask sets were stability of thin oxides, 
nucleation control, aspect ratio of growth, and effects of surface topography like steps and 
recesses. One design, in cooperation with Honeywell, was geared for actual circuit imple­
mentation and was processed there, at US Semiconductor, at Applied Materials and at 
Stanford University. However, communication problems prevented the actual realization of 
devices with these early circuit designs.
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A four-mask subset of the design described in the following paragraph was produced at 
Purdue for quick turnaround, ^he set was limited to four masks by the 4 barreUade reticle 
to mask stepper and imposed a number of restrictions on the design. The set consisted of the
following levels: I) Seed area to study the selective and lateral ^o w th  with different oxide 
thicknesses, 2) polysilicon gate to be applied on top of the overgrowth, 3) contact holes to 
make electrical connections possible and 4) metalization. It is capable of building and testing 
transistors in the overgrowth with minimumprocessingcomplexity. The 5x reticles were 
Wntten with the Qyrex 1005 optical exposure system, and simultaneously stepped on 2 i/4" 
masks with thereticle tomask stepper. This improves alignment precision Qh the 2 '! wafers 
used at Purdue University. Due to defects in the stepping mechanism, the positioning Of the 
dies had to be done by hand, and one mask turned outto be out of focus.
A very simple processing sequence was designed with this mask set for test structures. ■ 
This aided both in minimizing processing related defects; and decreasing the time involved 
to produce samples. The sequence consists of the following steps:
1. growth^^pf thin Oxide^ ^(~400A), ; " : ^
2. lithography and etching of the seed areas,
3. Localized Overgrowth,
4. growth of gate oxide,
5. channel implant,
dvde^osidQn;pfp'©lys^
7. patterning and etching of the poly gates,
; 8. source and drain implantation,
9. activate implants and growth of isolating oxide,
10. deposit dielectric to reduce line capacitance (optional)
11. opening of contact windows,
12. metalization definition by lift-off technique.
Lift-off technique was selected for the patterning of the metal interconnects as higher 
feature resolution is Obtainable than with wet etching.
Minimum feature sizes are important for this overgrowth process, since these dimen- , 
sions translate directly into the amount of overgrowth necessary to build devices. The 
equipment in the solid-state laboratory at that time was used routinely for 5pm resolution, 
therefore little experience was available for devising design rules obtainable for fine line 
processing. The following considerations affected the choice of the minimum feature size:
I) Contact exposure of resist masks with the corresponding low resolution for mask-to-mask 
alignment, 2) the soda lime or white crown masks with thermal expansion coefficients of 
about l-lOi/^C, and 3) all wet etching of the patterned layers. Therefore the minimum feature
size was determined as 2 pm for a a lpm  photoresist thickness, and alignment accuracy was 
selected as Ipim for manual alignment. The whole design was done in mask measures, and 
no corrections were attempted for under-etching. This yielded the following design rules:
I. minimum feature size of 2 pm, and that for metal of 4pm (lift-off)
2. minimum registration between masks of I jam, except:
(a) seed area to gate of Opm, as first, the poly would be over-etched, and second, 
two transistors were built symmetrically around a seed, therefore misalignment 
would leave one transistor completely outside the seed area,
(b) metal to poly of 0.5pm in some cases, because the oxide on poly would 
protect against arty shortcircuitdue to misalignment; ;
Experience with this mask showed that the predicted resolution was attainable, although 
frequent adjustments* especially on the mask aligner, were necessary.
The mask set was intended not only for studies of the overgrowth process, but also to 
determine electrical parameters of the SOI film. For this purpose field effect transistors of 
various sizes and with, both of the <l6o>: brientatidhs available on thew afer surface Were 
designed as illustrated in figure 2.20. Different channel widths Were designed with the 
minimum channel length of 2pm. The gate lies outside the seed area, in order to insure that 
the crystal defect lines, originating from the edgesd f the thin oxide, do not coincide with the 
channel areas of the transistors. Due to the fact that the thickness of the overgrowth was 8pm 
it was not possible to actually build the transistors. This thickness was caused by the ratio 
between lateral and vertical growth of nearly one.
In order to characterize the interface between the top gate and the overgrowth, four 
capacitors of at least 4 .1 • IO4Cm2 (about 36pF), as shown in figure 2.21, were used for C-Vand 
DLTS measurements on the overgrowth. Due to the increased area compared to single 
transistors it was possible to measure differences in the interface and the silicon film Within 
the depletion zone with much higher resolution than that obtained in a transistor. The four 
capacitors included a pair with a metal top plate (the lower plate was therefore heavily 
implanted like S/D areas) and a pair with a poly top plate which had only the light channel 
implant in the overgrowth region. Each pair incorporated one capacitor lying only on the 
overgrowth region, whereas the other included part of the seed area and therefore had scope 
for potential defects caused by the seed edge. With this structure it was possible to measure 
traps related to these defects.
Four-point probes and van der Pauw samples were included, as well as a lateral bipolar 
transistor to determine the minority carrier lifetime. Several gate-controlled diodes were’ 
implemented for measurements of the surface and bulk generation rate of carrier pairs.
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Figure 2.20: Transistor test structure for local overgrowth,
With this rudimentary mask set it Was possible to optimize the pre-epitaxial cleaning, 
establish nucleation-free growth and devise growth conditions which did not harm the 40nm
gate oxides to be used in the process. The appearance of the overgrowth was studied; it was 
found that it had numerous well-established facets of crystalline orientation and exhibited a 
lateral to vertical aspect ratio of less than one. This indicates that the adatom diffusion on 
oxides does not contribute to the lateral growth, contrary to our expectations. On runs where 
the nucleation of polycrystalline grains on the oxide was not completely prevented, a 
decrease of nucleation density was observed up to some 20jim from seeded growth. Since the 
diffusion of silicon adatoms at the oxide surface cannot be made responsible for this 
(otherwise the lateral growth rate would have increased), this must be due to a reduction of 
reactant species in a diffusion layer about 20(im thick around the seeded growth.
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Figure 2.21: Capacitors for C -V  rneasurements of overgrowth. On the left is indicated how
some of the capacitors are changed to measure properties of the low-doped 
channel area.
The shape of the overgrowth prevented further photolithography, due to extreme 
variation of surface. Therefore, resist could not be applied uniformly, and parts o f the resist 
was outside the depth of field of the contact aligner. This prevented the definition of further 
layers needed for electrical characterization.
A number of properties of the overgrowth could not be investigated with the four mask 
process due to the lithography problems mentioned above. A set of the four previously 
mentioned and two additional masks was produced by Tau Labs in Kokomo. These masks 
were written on quartz substrates to minimize thermal expansion (which was a serious 
problemwith the coarse climate control of the lithography area). The masks were written on 
4" blanks to allow for exposure of up to 3” wafers, which became the standard size for the 
future epitaxy work.
During the design of the first mask set it was not known how the surface topography 
would affect the lateral growth. It was therefore decided to use an implanted area in the 
substrate wafer as a bottom gate for the overgrowth. This eliminates two possible problems 
for the lateral growth pan of the LOG process. First, no steps are created by the gate, and 
second np surface roughness from the poly gate has to be overgrown. To allow for this bottom 
gate, a fifth mask was added to the set. This implanted gate allows testing of the lower 
: overgrowth surface, as shown in figure 2.22. In order to insulate the bottom gate from the 
source implant, a separation of at least 1.5pm is required (because of subsequent anneals and 
parasitic bipolar action); therefore the seed area for this mask set was decreased. Another 
problem wastospeeify implants and diffusions to contactthe lowerchannelthrough the lpm  
lateral overgrowth. A SUPREM-III simulation, reported in figure 2.23a & b, indicated that 
this was possible with standard implants.
A  sixth mask wa$ designed to study the possibility of growing epitaxy in bounded areas, 
or “tubs”, within a thick field: oxide (restricted local overgrowth, RELOG) as illustrated in 
figure 1.8. The field oxide has to be thermally grown prior to any processing, patterned and 
wet etched at the active areas, where the thinner gate oxide is grown later on. The mask was 
designed such that all implants, especially the previously mentioned bottom gate, can be 
performed after the gate oxide is grown. The key issues in this experiment are related to the 
Steps between thin and thick oxide and are
I. effect on growth rate 
I  ■ 2, elimination of polysilicon nucleation
''3. behavior of ELO upon reaching the step
4. possibility of planarization of ELO and field Oxide Surface,
The corresponding set of masks was produced by Tau Electronics in Kokdmo on 4" 
photoplates. This allowed processing of 3" wafers which were believed to be the highest 
quality substrates (lowest density of defects such as stacking faults and slips) available at the 
time of the mask design.
This mask-set was used extensively to pattern wafers for lateral overgrowth both at US 
Semiconductor and at Purdue University. The low aspect ratio between lateral and vertical 
growth prevented the building of devices with this mask set. The different oxide thicknesses 
allowed for studies on nucleation density on thick and thin silicon oxides. Nhcleation could 
be more easily prevented on thicker oxides, possibly because the surface temperature is 
lowered due to the high thermal resistivity. Heat transfer to the silicon progresses over two 
stages. First, the susceptor is heated by eddy currents induced from the RF cOil, and second, 
there is mostly radiant heat transfer to the wafer (the pockets for the wafers are slightly 
concave, making conductive heat transfer only at the edge of the wafer possible). The silicoh 
dioxide is quite transparent to infrared radiation originating from the hot silicon wafer, and
also has a low thermal conductance; Therefore it is quite reasonable to deduce the surface of
the thicker oxides to be cooler.
The purpose of the oxide step namely, to restrict the overgrowth to the recesses in the 
oxide, could not be reached. The overgrowth was not limited to the‘‘tubs” in the oxide, but 
it grew upwards on the slope of the field oxide and spread over the top surface without any 
change in growth mte;:In certaineases where another “tub” was nearby, the growthcontinued 
dowhipto this area, ThiSprevented the use of field oxides tOrestrict the growth.On the other 
hand it indicated that growth over an oxidized polysilicon should be possible. Therefore the 
mask sequence was reversed to achieve growth over oxidized polysilicori, The trench in the 
field-oxide for an implanted gate was therefore not used anymore and prevented the 
realization of bulk transistors with this mask set.
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Figure 2.22: Double gate transistor in lateral overgrowth layer.
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Figure 2.23: SUPREM III simulation of vertical cut in the
a) channel area of double-gate transistor;
b) common drain area of both transistors
The design with the implanted bottom gate was optimized to yield a smooth surface for 
the lateral overgrowth. The drawbacks of this design are severe limitations of the applied 
voltages on the gate and drain of the transistor to insure junction insulation, and the prevention 
from building devices in the substrate material. In order to overcome these drawbacks, a 
process was developed, where polysilicon gates were recessed into the silicon substrate 
[165]. By this, the LOG process still extends over a planar surface, since the oxidized 
polysilicOn gate is engineered flush to the substrate surface. Active transistors are possible 
in the substrate as depicted in figure 2.24, enabling a truly stacked CMOS process. The 
overgrowth now must extend over an oxidized polysilicon surface, which is not as smooth 
as oxidized crystalline silicon. Such dips in the oxide surface may provide nucleation sites 
during the epitaxial growth, hence polysilicon deposition was optimized to yield small grain 
size [166-168]. '■"/
A test chip was designed with the following devices:^ ^^  ^v ■
- Transistors with channel lengths of I to 6pm and B- (width-to-length-) ratios 
of 20 and 56.
- Four point probes for sheet resistivity measurements of poly and S/D implants.
- Capacitors between metal and drain, poly to drain, and to metal.
The design was done for a four mask process, in order to allow in-house production of 
the mask set. Key features of this mask set are:
- four mask set where the gate mask is re-used to do the source/drain implant for the top 
p-channel transistor,
- circular gates to achieve insulation betweeh drain and source
- four point probes and capacitors to characterize the process
A vertical section through a test transistor (both lower and to MOSFET) is shown in 
figure 2.24.
Figure 2.24: Cut through a recessed gate MOS FET with lateral overgrowth.
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Initially, vertical trenches of widths related to the desired channel length were etched 
into the silicon substrate. A gate oxide was grown and poly silicon deposited 50% thicker than 
the depth of the, trench. The polysilicon was planarized until it only filled the trenches, and 
a blanket source/drain implant was performed. This implantation had to be driven in deep 
enough to reach the bottom of the trenches, where it contacted the substrate channel. A second 
gate oxide was grown, mostly on top of the poly silicon. With the second mask, the seed areas 
for the local overgrowth were opened. After the overgrowth-and necessary planarization the 
first mask was applied with opposite resist type to mask the source and drain implantation of 
the overgrowth. A, further oxidation provided for activation and drivedn of the source and 
drain areas in addition to providing a dielectric insulation against the subsequent metaliza- 
tion. In this and the previous oxides, contacts were opened with the third mask, and the fourth 
structured the metal interconnects.
Since this design exhibi ts rather large capacitances between source, drain and gate of 
the bulk device, further development of the process had to provide a thick field-oxide on both 
sides of the overgrowth. This is also possible with the same mask set by growing a thicker 
oxide prior to the trench fill with polysilicon, and etching this oxide anisotropically so as to 
leave the oxide only at the vertical sidewalls. After this, the gate oxide is grown and the gate 
polysilicon deposited. The gate is structured without a mask by planarization techniques.
The only equipment available at that time for anisotropical etching of the trenches at 
Purdue University was the Millatron ion mill. The etch rates were very low and severe stress 
was induced on the resist. The main problem therefore was the radiation and etch damage to 
the silicon [169], which reduce carrier ,mobility in the channel at this site. Subsequent 
oxidation and wet etching of the surface revealed damage zones extending about 0.5|im into 
the silicon, as confirmed by C-V measurements. Since lateral growth over oxidized 
polysilicon lines on top of the substrate was established in the mean time, this process was 
not investigated any further.
A content-addressable memory of 64 bit was selected as a demonstration circuit for this 
new technology. The design was done at Purdue University according to Stanford’s2 |im  
CMOS design rules, except for the LOG processing steps, since these manufacturing steps 
were Subconttacted there by Honey well, the industrial partner of this project. AU circuits with 
exception of the match coding circuitry were layed out, made available for individual testing, 
and combined to a 64 bit CAM, according to the designs presented earlier. The extended 
standard CMOS process was used with LOCOS field oxide introduced in the first chapter. 
The features for testingincluded n-channel transistors of various channel widths and lengths. 
The same was used for PMOS both in the substrate and the overgrowth for comparison. In 
addition inverters, ring oscillators and master-slave flip-flops and all sub-circuits of the 
CAM/RAM were placed separately for individual testing. Four full memory arrays with
discrete output (hard-wired) are implemented as well as arrays without anyperipheral 
circuitry to allow external application of any signal. For the same reason the design did not 
use any additional input-protect circuitry or output buffers.
The CRAxM memory cell was designed according to the 10 transistor static cell 
presented in figure 2.12. The cell occupied an area of 28 by 57pm in single metal, which 
compares favorably with a NTT cell in double layer metal [158] of 44 f>yI32|itti. This gain 
in area was obtained by simplifying the storage and match structures, and by the use of 
stacked devices, which utilize two active layers on top of each other.
The elements for the periphery (sense amplifier, read/write circuitry) have been 
discussed previously. Some simplifications were made in order to speed up the design of the
memory, and this mostly affected the matching schertte of the Whole word of eight bit. In order
to be able to determine the number of mismatches within the word* the matching was done 
in one case with an analog nine level output which has the logic signals Of the cells wired 
together. In the other case, it was accomplished by a series of transmission gates. A simple 
address decoder was built to select one word for RAM type read and write, but the match 
outputs were brought to the output pads uncoded in order that the word length could be 
increased by cascading several CAM chips. By this, it was not possible to implement a 
IdultipIe match resolver, al though components were placed separately on the chip for testing.
Theprocess used was standard CMOS with the lateral overgrowth over the poly gate and 
with a single level metal. If necessary, the gate could also be recessed into the substrate for 
planarization. Within the given square frame of 25mm side for the Canon projection aligner 
used at Stanford University, it was possible to include 8 memory arrays (64 bit) and all the 
test circuitry. Honeywell added also a CMOS process monitor chip to have the ability to 
compare the new process with commonly used processes.
The full process was designed along Stanford’s standard processing scheme, the only 
differences were the added steps for the overgrowth and the use of an etched active area, 
rather than a LOCOS step. It was not possible to predict the electrical performance of the 
devices, due to a software.problem with this simulation program SUPREM HI.
Stanford U niversity was able to measure devices produced in the overgrowth with this 
design, although a number of difficulties arose. Since no planarization was done on the 
overgrowth, the tops were out of focus for stepper exposure,redueing critical lines sometimes 
to obliteration. On one overgrowth experiment a strange “wetting” of the polysilicon was 
observed, where lateral overgrowth continued only on one side of the seed over the oxidized 
poly gate. Unfortunately, this effect could never be reproduced and the wafer was not 
available for investigation at Purdue. Therefore only speculations could be made about the 
cause of this effect.
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Figure 2.25: A 64 bit CRAM memory.
With the previous experience of attempting designs without sufficient knowledge about 
the process, the masks produced for development work at the Institute for Microelectronics, 
Stuttgart (IMS), Germany, contained only basic device elements. In order to expedite the 
process development, a slightly modified commercial NMOS process with LOCOS oxida­
tion was selected for the bulk devices. This simplified the development of channel stop 
implants under the field oxide, appropriate channel implants to get reasonable threshold 
voltage, and definition of source and drain implants. During the development, implant doses 
and energies were varied to optimize the process for the extended diffusion times during 
epitaxy, and the doping of the polysilicon gate was changed from phosphorous to arsenic.
Large area capacitors were designed, similar to the ones presented in figure 2.21. The 
modifications are a sandwiching of the overgrowth between two poly field-plates to 
characterize both lower and upper LOG surface by independent measurements. Due to the 
narrow width which could be laterally overgrown, an extended finger structure was used. 
This increased of course the fringing capacitance to the highly doped contact area. Bdth p- 
and n-channel transistors built in the substrate were included to monitor differences due to 
the overgrowth step. In addition to the source/drain junctions, large area diodes were 
designed to measure leakage currents. They also provide, by comparison of the light and dark 
currents, some indication of the crystal quality.
The mask-sets designed at the IMS were the first ones to implement a bulk transistor, 
since the previous designs were geared towards the characterization of the overgrowth. This 
made it possible to build the stacked inverter, where the seed-area of the overgrowth is the 
common drain of the complementary transistors.
A further modification to the process used at Purdue University is the addition of a 
second poly gate on top of the overgrowth. Since a masking step is needed anyway to separate 
the source/drain regions of the overgrowth, a second, self-aligned gate at the top was used. 
This gave possibilities for additional measurements, like threshold shift for fully depleted 
films [170], and characterization of the channel performance of the top surface.
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CHAPTER 3
PROCESS DEVELOPMENT OF LOCAL OVERGROW TH
3.1 introduction ■
Iri this chapter, a process yielding LOG on devices in bulk material will be discussed. 
Both the overgrowth process and implications of this step on previously processed devices 
are discussed. A key result of the experiments was that surface topography had no influence 
oh the overgrowth. The physical properties of the overgrowth are investigated. Most 
important, and the easiest to examine, are the facets which appear as thecrystal surface. ,Their 
ongins will be discussed in more detail based upon an atomic model, Several other analysis 
methods, spm eof which have been used byDr.S. T; Liu [127-129] of Honeywell, Plymouth 
will also be discussed: x-ray analysis (Bragg-reflection, rocking; curve, Debye-Scherter 
diffraction), e-beam analysis (TEM, electron channeling), and defect decoration etch. The 
results o f the electronic measurements will give the final qualificationforthe LOGprocess, 
\yill be presented in chapter 5.
3-2 S tandard  Processing
The priginaldesignsandmasksetsweregearedto b transistors in the bulk
with a wet-etched field-oxide, rather than LOCOS process. This oxide prevents a channel- 
stop lmplantation needed for insulating NMOS transistors, Such an implantation adjusts the 
threshold voltage of thick-oxide NMOS transistors to values outside the range of signal 
voltages. Such transistors under the field-oxide might otherwise conduct currents by the 
field-effect induced by signal lines. Moreover, this placement of the PMOS device allows the 
higher mobility of electrons in the top NMOS transistor to compensate for deficiencies of the 
overgrowth. This fesults a better transconduCtance balance between the complementary 
devices, although it was later shown that these concerns were unwarranted. Thefirst mask- 
set, which was used to produce the overgrowth of figure 3.5, also implements a trench in the 
field-oxide to provide for an implanted gatein the substrate. ThikwasdOneito allow for lateral 
growth without obstacles and to measure the bottom interface of the Overgrowth.
The extenddd time needed for selective epitaxy with the Gemini I reactor prevented a 
realization of PMOS devices in the substrate. Simulations showed excessive diffusions from 
the source and drain regions, which make a bulk PMOS transistor unusable. Later, a NMOS 
process was developed by J. Denton) 17 l j that  serves to implement the bottom transistor.
A process to reproducibly grow thin oxides of good quality was established. Oxides 
from 10.5nni td 4Gnm were gro^n and characteriaed byellipsdm and I-V stressing (Table
I). Films of less than 30nm showed a reduced index o f refraction and decreased dielectric 
strength. The 36nm oxides proved to be pinhole-free, and uniform within a wafer (as well as 
from wafer to wafer within a batch) and from batch to batch. Surface-state densities were 
measured; in the vicinity of IGi 1 erh^ and a soft breakdown (reversible) was observed at 20 
Volts. This is in  excellent agreerioent with a theoretical dielectric strength for silicon dioxide 
of 107V/cm. Tbese results demonstrate that no weak spots were found in this oxide, therefore 
pinholes or latent defects [172] were not observed. C - V and I-  V measurements are included 
in figure 3.1. These oxides were produced with a 40min anneal at 950°C in dry oxygen.
The high quality 35nm oxides were then patterned with a new resist (AZ 4110) of 
approximately I |im  thickness, in order to ensure a feature resolution of 2|im on the oxide. The 
exposure and developing times were then calibrated for two different mask aligners types, 
two Cobilt CA800 and both a 2" and a 3" Kasper 17A. Hexamethyldisilazane (HMDS) had 
to be used because adhesion of the thin resist stripes was insufficient during wet etching of 
the oxide.
Table I: Oxide thickness and index of refraction versus time and temperature
Wafers Oxid. time Temperature; Thickness Index of Refraction
3.1-3 30min 850°C 10.5nm <1.20
3.4-6 60min 850°C 13.5nm 1.28
3.7-9 90min 850°C 15.0nm 1.36
3.10-12 30min 900°C 11.5nm 1.45
3.13-15 60min 900°C 20.0nm <1.38
3.16-18 30min 950°C 23.5nm 1.32
3.19-21 90min 900°C 31.3nm 1.44
4.1-50 40min 950°C 36.0nm 1.44
2.7-25 60min 950°C 39.7nm 1.45
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Mgure 3:1: Typical C-Y and I-V curves for 35run gate-oxide.
Another area of concern is the quality of the polysilicon gate. Traditional LPCVD 
deposition at 620°C results in grain sizes of about 125nm. Since the design uses a top gate- 
oxide of 40nm the surface is quite rough even after oxidation. In the best case, this leads to
additional scattering in the channel and therefore reduced carrier mobility and transistor 
conductance. In the worst case, locally varying chemical conditions caused by the surface 
roughness may lead to polysilicon nucleation during the epitaxy process. Boundaries 
between such polysilicon grains were reported to increase the threshold voltage of MOS
devices [166-168] ,By reducing the deposi tion temperature of the gate to 600°C, the grain size
was reduced to 75nm while maintaining a reasonable growth rate. This smaller grain size 
improves surface smoothness, particularly after the oxidation step. Further reduction to 
580°C decreases the growth rate significantly, since the silicon is deposited with generally 
amotphotis properties, /
Because the epitaxial processing requires extended periods of high temperatures, the 
implants had to be tailored to minimize impurity diffusion. An arsenic implant was chosen 
for the gate ahd drain/source implants^ as it diffuses slowly and is  not readily incorporated 
into grown oxides. With SUPREM III simulations, it was also observed that incorporation 
in the second gate oxide can be minimized by producing this layer at high temperatures. At 
Purdue, the second gate oxide was therefore grown at I IOO0C fc5r IO minutes. -I
Because of the necessity of building all devices with minimum feature size in order to 
economize on the necessary lateral growth, the metalization line-width and spacing had to 
be minimized as well. This requirement could not be fulfilled with wet etching; aluminum 
has afatheririert Oxide. Howeveraftercuttiqg through this, the etching proceeds veryrapidly, 
making control of lateral undef-etching veiy difficult [173]. For this reason, a  lift-off 
technique was selected, despite the fact that this would pose severe yield problems for high- 
density !circuits with corresponding Uneven; surface topography. . /
Finally,astandardcommercial2)imNMOS processwas modified inStuttgartto define 
transistors in the substrate.; Necessary steps were a LOCOS process with field i ^  
pOlysilicon deposition, implantation and structuring, and source/drain implantation with 
resist mask. ; . ■ ’7
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3.3 Oxidized PoIysiIicon as Gate Dielectric
The gate o f the substrate device was also used to control the top channel. Since the 
surface topography affects the channel realized oh top, deposition, doping and oxidation 
parameters Vhave -to b e ; optimized for the  ^poiysilicon film. Surface topography of the 
polysilicon can be minirmzed hy deposition at a low temperature, generating a small grain 
structure [166]. This also helps oxidation [181,182], as grain boundaries have a higher 
oxidation rate.
The gate polysilicon was initially doped by phosphorous glass growth. Later this step 
was changed to P or As implantation, rather than P-g!ass diffusion. Surface roughness due
topolysilicon-grain growth dUitihgTumacedoping can be rrtihimiZeddy this prbeessi After
structuring the gate,' the source/drain implantation was performed with a resist mask to 
prevent impurity incorporation in the field oxide,. Thesedopants \vduld give rise to auto­
doping during low temperature epitaxy. Finally,g gate oxide was grown on the polysilicdn 
at standard temperatures to minimize leakage [189].This is contrary to the process developed 
at Purdue, but it was decided that the necessary ramping of the furnace temperature to 
minimize thermal stress would extend the high-temperature cycle and annihilate the benefits 
of the short high-temperature processing step.
The early overgrowths contained high amounts of n-type impurities stemming from 
autodoping of arsenic from the seed area during the low-temperature epitaxy. This problem 
was alleviated by increasing the energy of the implant, effectively submerging the maximum 
concentration of dopants below the silicon surface. This lowers the surface concentration and 
decreases the number of As atoms available for autodoping.
Another problem of the standard process was the high doping level of the polysilicon 
with phosphorous. According to [174], the diffusion constant of P in silicon dioxide is 
comparable to silicon at the temperatures used for the epitaxy. This provides both a diffusion 
source for the overlying silicon epitaxy as well as an almost unlimited supply for autodoping 
from poly lines not covered by overgrowth. That the doping of the overgrowth is not 
determined by diffusion from the gate material can be shown by diffusion simulations. A 
relatively steep drop of the phosphorous concentration by several decades would be expected 
some 20nm from the oxide interface. SRP and device-threshold measurements indicate a 
very gradual drop of less than one order of magnitude over the Ipm thick film. This high 
capacity for autodoping at low temperatures has not, to our knowledge, been previously 
reported. The P doping/diffusion was therefore substituted by an As implant. Table 2 shows 
the silicon resistivity level depending on the process conditions for gate polysilieon and bulk 
source/drain implantation.
Experiments by J. Friedrich [175] indicated integrity problems of gate-oxides after the 
exposure to a high-temperature, reducing atmosphere in the lateral epitaxy step. The density 
of the defects found, 600-2000/cm2, poses no threat to even LSI circuit complexities, 
provided the gate area per transistor remains low [176]. These defects are most probably due 
to surface contamination and metal migration from the heating element through the quartz 
tube during the oxide growth. Metal ions form latent defects, which are preferentially etched 
by a chlorine containing atmosphere [172]. To prevent such contamination, a series of 
experiments was performed to grow gate oxides at low temperature by plasma-activation of
' 56 -
Table 2: Resistivity of the overgrowth versus polysilicon and source/drain implantation
Polysilicon Implant
As As P
S/D, As 5-101Vcm2 5-IO1Vcm2 5-IO1Vcm2
5-IO1Vcm2 @2Q0keV 85Q-cm 250fTcm 15£2-cm
5-IO1Vcm2 @200keV I OOfTcm 300Q-cm 2QQ-cm
5-1014/cm2 @80keV 75Q-cm 170Q-cm 50-cm
the oxygen. The 22nm oxides grown at 575 0C showed improved dielectric strength, but the 
reactive atmosphere attacked parts of the plasma-furnace and the experiments had to be 
discontinued.
3.4 E pitaxiaIL ateraIO vergrow th
In the very first localized overgrowth performed at US Semiconductor in Palo Alto, CA, 
the HCl level was set so high as to induce etching rather than growth of silicon. The etching 
displayed distinct crystalline facets and the 35nm oxide was left intact, suspended above the 
cavity (figure 3.2). This controlled etching behavior with the overhanging oxide was later 
used for a simple fabrication scheme of C-V structures and resistance probes [177].
Further growth experiments resulted in a lateral growth of I jam and vertical growth of 
1.5jam. Since the masks of Tau Labs were not available yet, this set of 3" wafers was produced 
With 2.5 pattern-generator masks. Only the center area was exposed and maintained a pattern 
with 35nm oxide. The seed areas were aligned to the flat such that the sides of the rectangular 
oxide cuts were along < 110> directions. The quality of the overgrowth was apparently good, 
very clear facets of crystalline orientation appeared on the overgrowth. The appearance of 
these facets will be discussed on a macroscopic scale later, and the atomic representation will
Figure 3.2: Silicon wafer etched through seed windows in a 40nm oxide. The seed is 
visible as slightly darker rectangle in the etch pattern.
be given in the next chapter. The nucleation of polysilicon was controlled by using a DCS to 
HCl ratio of 1:4. To prevent nucleation, a twofold excess flow of HCl was sufficient, whereas 
six-fold excess flow resulted in a negative growth rate: net etching occurred,
.... Since the wafers had to be shipped from Purdue to the west coast, they had to be cleaned 
extensively upon arrival, despite a sealed, slightly evacuated packaging selected for the 
mailing. Unfortunately, the 35nm thin oxides around the seeds were not able to withstand the 
initial cleaning for epitaxy. A number of defects were introduced in the oxide by brush 
cleaning and gas chemical etching. These defect holes in the oxide provided seed-areas for 
little epitaxial grains which were recognized amongst poly-nucleation by their crystalline 
alignment with the substrate.
Facets are cry stalline planes appearing on the surface of the overgrowth. They represent 
slow growing directions of the crystal and are dependent on the growth conditions, i. e. 
temperature and chemical species in the reactor [178]. Like in naturally occurring macros­
copic crystals, any distortion of these planes indicates intersections of crystal defects with the 
surface, and by this is an excellent means for determining lattice quality. Angles formed 
between such facets with respect to the seed give directly the quotient of the growth rate for 
different lattice orientations,as depicted in figures 3.3 and 3,4 for the cross-section and a top 
view, respectively.
Some of the previously mentioned facets indicated that the lateral growth might be better 
in <100> directions. For this reason, all subsequent wafers were aligned 45° off flat and 
indeed, the aspect ratio improved as expected. This was also Observed by Rathman [119].
Figure 3.3: Cut view of an overgrowth in progress. The angle from the seed edge to the 
intersection line between two facets is solely determined by the growth rate of 
the different facets, indicated by r with the miller indices of the plane.
Figure 3.4: Facet formation of the overgrowth at the oxide edge. Here the appearing facets 
are determined by seed corners and the respective growth rates (if the planes are 
norm altothe
Figure 3.5: SEM micrograph with overgrowth over a quite ragged poly edge. The LOG 
shows facets without any defects.
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These runs showed overgrowths of up to 5|im, with a lateral to vertical growth aspect ratio 
close to one. Unfortunately these overgrowths were too thick to build any test devices on their 
surfaces. The facets of the overgrowth had orientations of (100), (HO), (111) and (411). 
Facets with (311) orientation were observed at Honeywell for square seed openings. An 
interpretation of the observed facets on an atomic resolution will be given laterin this chapter.
Epitaxy was performed on (001) wafers with {110} pattern edges using different HCl 
concentrations, and showed lateral overgrowth up to 4p.ni with an aspect ratio lateral/vertical 
growth of about one. The crystalline facets had a low angle to the wafer surface, therefore the 
top flat area was very small. Observations on a 45° oriented line indicated, that seeds along 
<100> directions give top surfaces with larger area. Wafers processed with this seed 
orientation did show increased overgrowth along long stripes, but in comers the same facets 
appeared as in the previous run, as indicated in figure 3.4.
Thecomponents for the reduced-pressure Gemini I silicon epitaxy reactor,'namely RF 
generator, reactor and pumping system were delivered March 1985. Electrical power, air and 
water were installed and connected to the system components. Air exhaust ducts and fans for 
a gas cabinet, a chemistry hood and the reactor enclosure were also installed. A process
exhaust gas-scrubber was installed and a neutralization tank for the effluents connected. The 
reactor exhaust lines to the scrubber and pump for the reduced-pressure option (and from 
pump to scrubber) were welded of 2.5”0  316 stainless steel and leak checked. The gas supply 
lines for hydrogen, dichlorosilane and HCl were built and checked for leaks as well as 
nitrogen gas supply to pump, scrubber and reactor established. In order to secure clean 
hydrogen supply, extra filters and a dew point sensor were installed. Since the scrubber, 
which is flooded by H2 gas, is located in the same room as the reactor and close to some high 
traffic area, a Lexane shatterproof shield was constructed around it.
A fume hood was installed in the same room to be able to perform all wet chemical 
processing steps necessary just prior to epitaxial growth. This is needed to minimize 
particulate contamination, since the other processing labs are situated in a different building. 
Wafers were brought to this lab with a sacrifieiai layer on top that any particles would be 
washed off while wet chemically removing this layer. Also a laminar flow bench was 
installed, into which a rinser-dryer was included which has the capability to clean both 2" and 
3 " wafers.
In order to get good crystalline growth, an excellent silicon surface has to be provided. 
This is necessary both for the exposed silicon areas, where seeded growth is initiated, as well 
as for the oxides, where any contamination will cause nucleation of pplycrystalline silicon.
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Figure 3.7: Arrhenius plot of oxide etch rate versus H2 temperature. The decline is quite 
rapid and non-linear, due to residual oxygen in the reactor.
There are two possibilities to clean the wafers in situ before growth: I ) a H2 prebake at high 
temperatures will remove oxides, and 2) HCl apparently etches the silicon quite rapidly and 
therefore exposes a new surface, as was determined with experiments at US Semiconductor. 
Figure 3.7 shows the oxide etching behavior of elevated temperature H2 bake.
lf t^ a T ^ p e r |;mphts^ys:ith a H2 bake at 1120°C showed that the gate-oxide is rapidly 
etched at these temperatures; This bake is used in full-wafer epitaxy to remove any native 
oxide on top of the silicon wafer. These results can not be correlated to Smith and Ohidini
[179,180] , since they consider nati ve oxides which might behave quite differently due to nom 
stochiomettic Si - 0  concentrations and stress in the silicon-oxygen bonds. Reducing the bake 
temperature to IOOO- IOSO0C showed an interesting effect. Even the 40nm oxides used were 
hardly attacked by the bake, but severe undercutting o f  the oxide edges was observed, 
originating from a seed opening and extending up to several jam along the Si-SiO2 interface. 
This effect, also reported by Borland [ 119] may indicate, that the SiO2 bonds are weakened 
at this interface. This could yield a lower activation energy for the dissolution with H2 
compared to solid oxide layers. Oxides close to the silicon lattice are often considered to be 
non-stochiometric, indicated by SiOx, which will behave diffeiendy ftdrn Staridard SiO2. This 
is also indicated by the ease a native Oxide is grown at room temperature, and supports in the 
SEC process by the ease of removal for this native oxide; without damaging the masking
oxide. Fof these reasons, this bake step was first substituted with an HCl etch Stepfo remove 
some silicon within the seed areas, and later by a combined bake in the 900-I(X)O0C range and 
followed by an etch step with HCl gas.
The key issue for selective epitaxy is the prevention of nucleation on the masking oxides. 
Since growth is apparently thermodynamically preferred on exposed silicon (this is also 
indicated by a nucleation-free zone of up to 20pm width around seeds, also reported in [12]), 
it should be possible to decrease the DCS saturation close to the thermodynamic equilibrium, 
where only growth on silicon is possible. This Could yield to other problems, namely 
extremely slow growth due to very low diffusion and to oxide mask being attacked.
One process to control nucleation on oxides, proposed by Ipri et al [183], uses 
subsequent growth and etch cycles. It was not possible to reproduce the stated 2miri 
incubation time for nucleation during deposit with DCS, the time had to be cut to less than 
20sec. The etch cycles were optimized at 24sec and it was possible to get nucleation-free 
growth. Interestingly, the samples grown with the etch-deposit procedure showed no 
crystalline facets, but had a more “pillow”-like appearance, as can be seen in figure 3.8. This 
might be explained by two observations. First, ridges at the joint of two facets will be more 
prone to chemical attack bytheHCl, and second, HCl etching of oxide-free wafers at reduced 
pressure shows often an orange-peel surface, indicating a diffusion-limited, rather than a 
surface rate limited process. This is quite different from atmospheric etching, where well- 
formed facets are observed.
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Figure 3.8: SEM of sample prepared by the growth-etchback technique. The overgrowth 
shows typical“ pillow” appearance, the thin oxides show numerous defects 
d and the gate-polysilicon is almost totally etched away.
Another effect of the nucleation control by growth-etch is the attack of oxides during 
the deposit steps. It was noticed that oxides, especially the one on top of a polysilicon line, 
were punctured during the deposit steps. The exposed polysilicon lines were then etched quite 
rapidly during the HCl cycles, giving the polysilicon lines a typical “Swiss cheese” look with 
big holes. In figure 3.8 all poly silicon has been etched away due to defects in the top gate- 
oxide induced during growth. Therefore, the speculation is that the oxide is normally 
passivated by HCl during a deposit step and therefore protected from ^ a tta c k . Ifnotenough 
H d  or Cl is available for passivation, the oxides will suffer etching by the hydrogen. This 
happens e, g. with the use of pure DCS during growth, which will dissociate mostly to SiCl 
and I l2 at deposition temperatures1184], 2
The other generally used approach to control nucleation on oxides is the controlled 
addition of HCl gas to the reactor, it has been reported that this decreases the growth rate 
(getting closer to thermal equilibrium) and prevents nucleation [149]. Interestingly, the 
amount of HCl also affects growth rates of individual facets, leading to improvements in the 
void-free joining of two ELO growth fronts [118]. The local loading effect, which reduces 
growth rate of closely spaced seeds, is also reduced [ 112],
DCS flow in % of a 3slpm mass-flow controller
IOsIpm mass-flow controller
Figure 3.9: Matrix o f experiirlents to determine nucleation free growth at 950°C.
A significant effect of oxide thickness is expected on the nucleation density, since the 
wafers are heated by the susceptor from the back side. The oxide layers, due to their higher 
thermal resistivity , will al ways be cooler. This effect is more pronounced for thick oxides and 
may aid or oppose the nucleation control on top of oxides.
Bylpweringthepressureofdepositionvanumberofproblemsrelatedtoepitaxialgrowth 
are reduced. The partial pressure of contaminants, such as oxygen and moisture, are also 
reduced, allowing growth at lower temperatures. Furthermore, the diffusion length of 
molecules is increased, yielding a lower loading effect [112] and better nucleation control 
around seeds. This effect is very pronounced, as can be seen if the growth rates of full-epitaxy 
wafers are compared to results of wafers with local seeds.
The effect of an uneven surface on the ELO was also investigated. Silicon wafers were 
oxidized to L lp m  of thick SiOr  Then they were patterned and rectangular bar windows 
etched into the thick oxide. A second oxide, the gate oxide, is grown to 40nm m the windows 
to produce a large step in the SiQ2 surface. Into the 40nm oxide a seed window is etched very 
near one edge of the thick oxide. Figure 3. IOa illustrates the side view of the surface. The thick 
oxide is 2pm wide.
Figure3.10b is a SEM photograph, viewed at a 45° angle from the oxide pattern, and 
shows the lateral epitaxial growth after it has grown up over the top of the thick oxide and 
has started down the siope of the far side, away from the seed window (which is not shown
Figure 3.10: SEM view of cleaved overgrowth sample, a) Schematic drawing, b) view of 
the overgrowth.
and is to the right). The solid bonding of the silicon ELO to the oxide surface is clearly visible 
in the center of the figure. Also observe the distinct facets with (100) and (110) orientations 
at the growth front. These results were published in the Journal of the Electrochemical 
Society [130].
Similar experiments were performed on oxidized polysilicon and verified the need of 
small grain size of the gate. Good quality overgrowth was obtained over polysilicon-gates 
deposited at 600°C (75nm grain size). The serrated edge of the polysilicon generated by 
etching influenced the facets of the overgrowth. Figure.3.13 shows an example, where the 
poly edge lead to crystalline defects, where the earlier figure 3.5 showed excellent facets. 
These results wei^ piesehted at the IEEE SOS/SOI meeting in Captiva Island [132].
It was also feared that the source/drain implant would create defects in the seed area, 
which would leadto pbprppitaxial growth; Comparative experiments showed no differences 
in facets or surface smoothnessbetween implanted seeds and not implanted areas. Therefore 
it is assumed that the elevated temperature of the epitaxy process anneals any radiation 
defects. Studies in the electrical properties of the overgrowth verified this prediction.
A standard Tempress low-pressure CVD furnace was modified for epitaxy and SiO 
deposition for restricted LOG experiments. Safety electronics, interlocks and plumbing were 
added to allow silicon depositions in the polysilicon tube with hydrogen added, rather than 
a nitrogen ambient. Work was necessary to permit operation of this furnace above 800- 
IOOO0C, which would allow epitaxy with silane as the reactant. This required additional 
cooling of the vacuum seals at both ends of the processing tube. In addition, special care had
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Figure 3.11: Growth rate versus temperature for a DGS-HCl mixture of 1:4.3.
to be taken to make the highly flammable exhaust gas harmless. Tubing was added and a 
cbaleseing filter installed to remove the oil mist from the vacuum pump (which Would 
produce sbbt while burning). A torch was designed to mix exhaust with air and incinerate it 
in a furnace tube. The advantages of this setup are the lower base pressure (millitorr range
rather than 150T), the lower flow rates required and the greater ease to change to different 
processing gases. The further reduction of pressure should allow for deposition at even lower 
temperatures. Additionally, the reactants could be activated in a plasma [186,187], either 
close to the wafers or upstream, since the tube is radiant-heated and does not contain any 
electrically conductive material in the chamber.
Initially, the experiments from the RF heated pancake reactor were reproduced in the 
Applied materials AMT 7800 radiant-heated barrel reactor in Germany .The lowerpressure 
(30 Torr) and the high purity hydrogen (moisture content <40ppb) made it possible to grow 
epitaxy to the low temperature limit of the machine at 830°C. The growth rates for selective 
epitaxy are given in figure 3.11.
The ELO process was refined to get high-resistivity crystalline films at low temperatu- 
res. Most of the n-type impurities observed with dichIorosilane-(DCS) epitaxy were due to 
the HQl gas needed to prevent nuc leation on the oxide, as verified with full-wafer epitaxy with 
varying HCl concentrations. Figure 3.12 compares the resistivities for different HCl partial 
pressures. Trichlorosilane (TCS), which will be discussed below, has a clear advantage over 
DCS selective mixtures with DCStHCl <1:4.
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Figure 3.12: Obtainable resistivity for different source gases as measured on full wafer 
epitaxy.
Figure 3.13: LOG with TCS over an oxidized polysilicon line. In this early run, defects were 
induced in the overgrowth by the poly line.
Figure 3.14: Infrared micrographs of overgrowths, a) reflectance micrograph showing the 
seed slightly darker, b) transmission micrograph. .
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Figure 3.15: (growth rate of TCS versus temperature.
It was possible to grow selectively with trichlorosilme (TCS) without addition o f H Q , 
thus eliminating this contamination source [188]. This allowed growth of iiucleation-ffee t 
ELO down to 830°C (limit Of the temperature control system), thus minimizing the dopant 
redistribution in the processed bulk devices. Figure 3.13 shows the ELO silicon aftergrowth 
over the lower polysilicon gate. At this stage, the overgrowth was inspected by microscopy. 
SEM shows the quality of crystalline fecets and indicates possible problems, like the 
polycrystalline growth seen in figure 3.13. Additionally, the oxide integrity below the
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Figure 3.16: Growth rate versus TCS concentration for full-wafer epitaxy (100% Si) and 
selective epitaxy (16% free Si surface). See text for units ofTCS flow.
overgrowth was tested by infrared microscopy, figure 3.14 shows reflectance and transmis­
sion images, which show clearly the additional reflectance by the thin gate-oxide under the 
overgrowth.
Growth rate versus temperature is shown in figure 3.15 for TCS in the temperature rang**, 
from 830-i950°C, whichishseful for selective epitaxy,At lower temperatures, the grow 
becomes too low, while higher temperatures will induce damage to the thin bxides.
As TCS is liquid at room temperature,itis more difficult tomeasure theinflux info the 
reactor. In all the graphs of this work, the flow is measured in % of TCS-saturated H2 on a 
I Oslfto H? matss-floiyController (IN^C)-Since the mass o f the TCS affects the indieatedflow, 
it is quite difficult to express the true reactant species flow. But, as the partial pressure in a 
saturated mixture is constant for a given temperature, the TCS mol fraction is linear with the 
selected scale. Figure 3.16 gives the growth rate for different flows at 930°C. It also shows 
the increase in growth fate for selective growth ^ versus full-wafer epitaxy. This is a local 
loading effect [112] , which indicates a diffusion length of several hundred microns. Very 
little rate variation was measured for LOG’s with varying seed separations.
Experience with full wafer epitaxy indicated the importance of surface cleanliness 
Defect density on such wafers increased with degrading DI water quality before any other 
equipment showed noticeable effects. The HF dip used to remove native oxides prior to 
epitaxial growth polarizes the surface of the wafer, which then attracts any kind of 
contaminants in the rinsing water. Once such contaminants have made contact with the bare
silicon surface, they cannot be removed by additional cleaning (even boiling piranha). 
However, no gain was obtained from using a HCl imsitu etch after the bake [123]^ and was 
therefore dropped.
3.5 Facets'-.
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Facets are cry stalline planes appearing at the surface of the overgrowth. They represent 
slowly growing directions of the crystal and are dependent on the growth conditions, i. e. 
temperature and chemical species in the reactor [129]. Like the naturally occumng macros­
copic crystals, any perturbation of these planes indicates intersections of cry stal defects with 
the surface. Thus, they are an excellent means for determining lattice quality. Angles formed 
between such facets, with respect to the seed window, yield directly the quotient of the growth 
rates for different lattice directions.
Crystallographically, three different types of lattice surfaces exist [190-194]: flat (f), 
stepped (s), and kinked (k) as illustrated in figure 3.17. Theirnature can be best explained with 
a cubic crystal model. In this model the periodic bond chains (pbc’s, [190,191]) are parallel 
to the cartesian coordinates.
Silicon crystallizes in the interleaved face-centered cubic or diamond lattice, A look at 
the unit cell (figure 3.18) shows, that the pbc’s are in <110> directions. Therefore, a (111) 
surface is a f-plane with three pbc’s, (110) is a s-plane with I pbc. The (100) plane rs 
interesting; it is spanned by two <110> directions, but each plane contains only half of either 
pbc. They are shared with each of the the nearest neighboring planes and the surface is 
therefore considered a k-plane. This is different from HI- V semiconductors which crystallize 
in the zincblende lattice: since the periodicity is only one half of the one of the diamond lattice, 
the (100) planes are considered flat in these cases.
Figure 3.17: Representation of the f, s, and k planes for a cubic lattice.
Stepped, and especially kinked surfaces should giye improvedgrowth rate in a surface- 
reaction limited condition [191,192], since the availability of steps in one or two directions 
will improve adsorption of new atoms into the lattice. Different growth mechanisms are 
distinguished, depending on the number of steps in a surface [193,194] . In the following the 
observed facets will be shown on an atomic resolution.
Figure 3.19 shows the f-planes for silicon. Since there are no steps for the growth to 
continue (except for lattice defects), this is the slowest growing plane of the crystal. The cut 
view also shows, that three directions are preferred for growth along the surface. Atoms 
settling in these directions always find sites for two of their hybridized p electrons to connect
to the lattice. For growth in the opposite directiortv this is not the case; atotris attached with
only one electron bond are free to rotate about this axis and C reate laafde-. defect^ • A ' 
micrograph of LOG grown on such a (111) oriented substrate is given in figure 3.2G.
The growth on (111) oriented wafers shows a better aspect ratio between lateral and 
vertical growth, but also a more defective surface. This is due to defects introduced by 
rotating atoms in the <112> growth directions. Additionally, this, surface is less suited for 
building MOS devices, due to a higher surface state density after oxidation.
Figure 3.18: Silicon unit cell with orientation of the cube edges. The pbc vectors given as 
lines between atoms. b
Figure 3.19: View onto a (111) plane and two orthogonal side views. Two lattice vectors 
are drawn: the rotation axes for the side views. The three pbc’s are clearly 
visible in the plane, as well as the asymmetry between “up”, Tl 121. and
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Figure 3.20: Optical micrograph of LOG on a (111) wafer. Thelateral growth rate is clearly 
higher than the vertical one;
Figure 3.21. View onto the (110) plane and cut views along [001] and [11.0] directions.
The (110) s-plane, shown in figure 3.21, provides also only one bonding site for an atom, 
once it is completed. It is therefore also a slow growing plane with the potential to form lattice 
defects, such as twins, stacking faults and grain boundaries.
The (100) k-plane, depicted in figure 3.22, makes the potential for fast growing clear: 
for any new atom, two bonds to the surface are available, therefore condensation into the 
lattice can be fast and well ordered.
The family of (Ilx ) planes contain one pbc* as does the (HO) surface. Furthermore, 
these planes have steps, where additional bonding is available for growth, they will in general 
grow more rapidly than the (110) planes. Figure 3.23 shows the (114) s-plane as an example 
of this group. It depicts, that every fourth empty lattice site at the surface provides two bonds 
to the crystal, the growth rate should therefore be approximately the (HO) rate plus one forth 
the difference to the (100) rate. The reason that these planes are observed on the LOG despite
[010] [Oil]
Figure 3.22: View onto the (100) plane. Since the two orthogonal projections would look 
the same, the cut views are given along [010] and [011J directions.
their higher potential growth rate is most probably due to a certain chemical passivation by 
the chlorine species on these planes, reducing the surface reaction. The reaction involved is 
likely the shedding of Cl atoms of newly absorbed SiCl2 molecules.
Finally, the ( I xO) family of k-planes should be considered, they appear on overgrowths 
at the oxide interface (compare e. g. figures 3.4, 3.5). This group of planes always provides 
condensating atoms with two bonds to the crystal surface, and growth rate should be 
comparable to the (100) rate. The reason that these facets are able to establish themselves can 
only be explained by the same surface-passivation effect mentioned for (I lx )  planes.
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Figure 3.23: Three viewS of the (114) plane. For simplicity, the top and side views are taken 
in low index directions, [110], [HO] and [001], respectively.
3.6 x-RayAnalysis
One of the tools used most frequently in crystallography is x-ray analysis. Advantages 
of this technique are-the short wavelength and the penetration depth, allowing analysis into 
the body of the material. These advantages can also turn to shortcomings: for the Cu line, 
wavelength of 1.54A, the mass absorption coefficients for Si and SiO2 are 65.3 and 
37.3cm7g, respectively. This yields an attenuation coefficient of 151.5 and 74,6/cm for Si 
and SiO2, and the respective depth, where half of thebeam energy will be absorbed, are45.7 
and 92.9(im. Additionally, the spatial resolution of this technique is limited,: as the beam can 
only be focussed by an aperture.
In a lattice interferometry setup, shown in figure 3.24, the full angular space is scanned 
for directions, where the Bragg-conditibn riX = 2d sin(B) is fulfilled; Each reflection 
maximum is associated with a  crystalline planew ith its characteristic separation d to the 
nearest equivalent parallel plane.
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Figure 3.24: Schematic representation of Bragg-reflection setup.
The measurement yielded additional peaks for {200} planes, which are second-order 
planes and therefore should show destructive interference. The failure t6 do so can only be 
explained by lattice strain.
In the rocking analysis technique, the reflection intensity is measured with a small 
deviation of the Bragg reflection. The reflection, ideally occurring only at exactly the Bragg 
angle, is dependent on the setup and the lattice quality of the sample. This technique has also 
the advantage that the penetration depth of the beam is reduced, since it is not only attenuated 
by absorption, but also by the reflection. Figure 3.25 shows that the width of the reflection 
peak at 50% increased only by 3 arcseconds compared to substrate silicon. This value is 
comparable to the broadening observed in full scale epitaxy.
In the Debye-Scherrer diffraction finally, all Bragg-reflections are recorded simultane­
ously oh(a film. Additional diffractions observed on such a recording indicate stress in the 
crystal or misoriented areas in the lattice. Figure 3.26 shows the recorded patterns. In part a) 
the maxima of a bulk sample are marked as rings (generated by a rotating sample), and 
Superimposed the diffraction pattern of a sample with polycrystalline nucleation is shown. 
Part b) gives an image with fewer diffractions of a sample without nucleation on the oxide, 
Almost all diffraction spots coincide with the rings of the bulk sample seen in part a), 
therefore comparable lattice quality is observed.
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Figure 3.25: Rocking curve of LOG sample.
Figure 3.26: Debye-Scherrer diffraction of LOG sample a) with nucleation, b) selectively 
grown.
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3.7 e-Beam Analysis
While x-ray analysis gave a penetration depth almost too high for analysis of the thin 
overgrowths, e-beam analysis is contained to a few atomic layers from the surface. Indeed, 
low energy electron diffraction (LEED) for lattice detection can only be performed if the 
native oxide can be etched from the Si sample in situ. The two techniques, TEM andECP have 
been chosen for their spatial resolutidn. Additionally5 SEM hasbeenused  as a standard 
imaging technique throughout this work.
If samples are thin enough, at least parts of an electron beam can traverse the material. 
The varying material thickness gives interference fringes, and material boundaries, like twin 
planes and oxide edges cause diffraction, which can be seen as dark lines. The preparation
Of LOG samples was very difficult, since the transparent region has to be exactly at the edge
of the overgrowth.
Eor measuring stress and defect density by transmission electron microscopy (TEM) an
array of Iong lines with varying width and separation was added to the first mask set. A 
micrograph presented in figure 3;27 indicates some twin boundaries apparently originating
Figure 3.27: Transmission Electron Micrograph of Lateral Overgrowth. The sample with 
(100) surface and {110} aligned seed is slightly tilted and shows a number of 
■twin-boundaries close to the scale bar on top of the established (111) facet of 
the overgrowth.
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from stress caused by different thermal expansion coefficients between epitaxy and insula- 
tingoxide. .
(100) surface and {110} aligned seed is slightly tilted and shows a number of twin- 
boundaries close to the scale bar on top of the established (111) facet of the overgrowth.
Electron channeling can be observed with any SEM, when a crystalline substrate is 
scanned by a parallel electron beam (defocussed) with sufficient sweep angle [199-202]. 
Depending on the angle of the incident beam, it is diffracted close to the surface, if no 
channeling direction is hit. It can penetrate deep into the material along interatomic 
separations, if the lattice atoms align in planes or lines. Correspondingly, fe^ver secondary 
electrons are emitted, if the beam penetrates deep into the material.
In order to evaluate small LOG samples, the beam cannot be swept over the surface, but 
it has to be rocked around a stable impinging point (or area, since it is defocussed). There are 
SEM’s available with this beam option, and existing ones can be retrofitted by changing the 
electron column and adding a dome sensor for the diffracted electrons. Neither Purdue nor 
the IMS was equipped with these option at that time,; and the patterns shown in figure 3.28 
were taken at Honeywell g
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3.8 Chemical Analysis
Crystalline defects are most easily delineated with chemical etch techniques. Again, the 
size of the samples causes problems, since most decoration techniques are developed for full- 
wafer analysis. A Schimmel defect etch was performed on a 100:1 angle-lapped sample. This 
defect decoration etch consists of a 0.75m CrO3 solution with I % HF. The only defects visible 
on properly grown ELO’s were stacking faults. For comparison, figure 3.29 shows beside the 
regular structures an overgrowth, where the protective oxide on top of the submerged 
polysilicon was destroyed by over-etching of the seed. These defective overgrowths showed 
no crystalline facets, and were recognized by optical inspection. The apparently polycrystal­
line material covers a shorter distance from the seed, its growth rate is therefore lower than 
for crystalline material.
Figure 3.29: Schimmel etch on an angle-lapped series of overgrowth. Arrow A points to 
stacking faults in the overgrowth, arrow B to polycrystalline growth due to 
etched gate-oxide on top of the submerged polysilicon.
- CHAPTER 4
PLANARIZATION AND FABRICATION OF SOI DEVICES
4.1 Introduction
Several approaches to build SOI transistors on the overgrowth will be discussed. As 
pointed out in the previous chapter, the main step is a planarization of the over 10ji.ni thick 
SOIlayer to less than 1pm. This is needed to allow for further photolithography an4 to enable 
Implantatipns to reach through the film to the back interface. Planarization processes include 
wet- and dry etching, reflow techniques and mechanical approaches. Chemo-mechanipal 
polishing was found to give best process control and excellent surface quality.
:v.,.;.:Ti)ie processing steps necessary to build dual-gate SOI transistors in such thinned silicon 
fikns are presented. Since the polysilicon gate of the bulk transistor is to be used for 
controllingthe SOI channel, accurate alignment of the source anddrain to this layer isneeded. 
A second polysilicon layer is used to mask the channel region, and to allow characterization 
of the planarized surface. The depth of contact holes varies depending on the layer to be 
contacted, therefore the etching and metalization had to be optimized.
4.2 Planarization
A planarization technique had to be developed to thin the ELO film down to sub-pm 
thickness, while maintaining its lateral extension of lOjim. In all experiments, aspect ratios 
between 0. 8 and 1.0 were observed between lateral and vertical growth of the ELO. Since a 
lateral extension of more than I Oqm is necessary for a 3pm transistor with contacts, the lateral 
growth produced 13pm high crystallites with distinct faceting on the surface. Inordertomake 
further processing possible (lithography, implantation and diffusion to the lower interface), 
the overgrowths had to be thinned. The difficulties were I) nonuniform thickness due to 
sidewall faceting, seen in figure 3.4,2) no material contrast for etch-stop or end-point signal, 
3) more than 90% of the silicon film had to be removed, imposing severe requirements on 
process stability. Ideally the maximum film thickness variation should be less than 10% 
across the wafer for reproducible device performance.
The probletn faced here is quite different from traditionalplanarization tasks. There, the 
features to be planarized are usually two minimum feature sizes wide, and thickness is about 
one-$ixth of that. The overgrowth features are at least ten times as wide, and even twenty 
times as thick. These large geometries are necessary to build the channel and the source- and 
drain areas with the corresponding contacts.
4.2.1 Wet-Chemical Etching
Different wet-chemical etchants were tried to thin the overgrowths. The key problem 
was to remove material on top of the LOG while maintaining its lateral extension, therefore 
only anisotropic etchants could be used. The main emphasis was therefore put on orientation 
selective mixtures, as presented by Vossen & Kem [173]. Later, a sidewall-passivation 
Scheme was developed, and several isotropic etches were attempted.
Sodium- or Potassium hydroxide [203] oxidizes the silicon depending on the available 
bonds at the surface. By this the reverse of the growth is observed: slow growing planes are 
also slowly etched. Additionally, the high-order facets (planes of Orientation (I lx) with 
x > 2), which grew slowly due to some chemical passivation, are etched with a rate 
comparable to (100) planes. It was therefore not possible to mountain the lateral extension 
while thinning the LOG.
Frequently, isopropanol is added to a KOH etch to improve selectivity to crystalline 
orientation and doping. Due to the low polarity of isOpropanol, the KOH-isopropahOl mixture 
contains two phases. Only with constant stirring i t  is possible to maintain an emulsion. 
Additionally, the temperatures required for the selective etching (60°C) let the isopropanol 
evaporate quite rapidly, it has to be replenished constantly. The etch rate on (lOO) planes was 
about 0.2jtm/min, requiring extended etch periods which made process control difficult due 
,to y  concentrations.
In order to improve the etch rate, hydrofluoric acid is added to the above mixture. This 
addition helps to remove the reaction products (Si containing species like [Si(OH)j.]) from 
the silicon surface and therefore preyents the reaction to go into a diffusion-limited regime 
and maintain the orientation-dependent surface reaction rate. The disadvantage of this 
chemistry is that the gate oxide on the parts of the wafer, which are not overgrown, is also 
etched. Again, the (411) as well as the lateral (100) facets were etched very rapidly, 
decreasing the lateral part of the overgrowth.
Due to the toxic, corrosive and highly flammable nature of hydrazine ( N ^ 4), mixtures 
containing this compound were not used. According to [204], high selectivities could be 
obtained and the relative etch rates for various orientations could be controlled by the H2O 
content of the solution. ,
As it became obvious from the wet etching experiments, that a passivation of the sides 
of the overgrowth was necessary for planarization etching, a photoresist reflow technique 
was established. First, standard reflow techniques were tried, but they are optimized for 
relatively narrow and shallow features with vertical sidewalls, like polysilicon or metal lines. 
These features are at the most Ifim high and about 5ftm wide, whereas the overgrowths are 
at least 20fim wide at the top, 40pm at the base and over IOfim high. No standardly used 
organic material can be made to flow over such distances.
The process to get a planarizing resist coating involved spinning a low viscosity resist 
(AZ 4620) shortly to 4fim thickness and stop the spinning before the solvent is evaporated, 
allowing the resist to flow as much as possible off the overgrowths. It is very important for 
this step to have a levelled chuck on the resist spinner, otherwise additional thickness 
variation across the wafer is created by the liquid resist. After this, a standard reflow step 
(bake at 160°C) is performed, to allow further reduction of resist thickness on top of the 
overgrowth. Finally, the remaining resist on LOG peaks is etched in a O2 plasma. Etch rates 
were measured at 0.5pm/min for a tunnel reactor (Plasmod and Branson) with 800W plasma. 
The reacting gas mixture was O2 with 10% CF4 at IT. Figure 4 .1 shows the final resist around 
an overgrowth, about 3pm thick. Problems with etch uniformity were solved with a parallel 
plate etcher, there a plasma with 15% CF4 at 40mT and IkW yielded etch rates in the resist 
of 1.25pm/min.
This resist layer was then used for masking subsequent wet-chemical etching. The wet- 
etch step encountered the severe problem that all etchants for silicon attack the photoresist 
quite rapidly. The resist starts to crack after about 2min and does not provide a mask against
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Figure 4.1: Planarization by double-flown photoresist.
the acid an^<^;^erefore^the;w rfC TS ' were coated with 0.5pm plasma-deposited oxide, 
before performing the reflow step described above. This oxide mask was inadequate for 
subsequent processing, as fissures due to thermal stress and poor adhesion to the silicon 
allowed penetration of the Chemicals. Additionally, all silicon etchants contain some HF, 
which will eventually remove the SiQ2. The selectivity of silicon ys. oxide is up to 10:1 for 
some mixtures, but the amount of silicon to be etched makes a reasonable masking 
impossible. ;.
With sidewall-passivation in place, it is also possible to use isotropic etchants. Most of 
the available mixtures contain hydrofluoric acid (to removethe products of the silicon redox 
,;/ft^^ohvifr0m\the.suiface), which attacks the oxide Ihask- The other compound frequently 
contained is nitric acid, which renders photoresist brittle and destroys its masking ability.
Hydrofluoric and nitric acid are regularly used to etch polysilicoh lines. The selectivity 
to the underlying thin gateoxide is sufficient, and the photoresist mask, even for positive 
resists,: witlist0nds the acid during gate etching. A mixture used frequently is 35 parts 
HNO3(70% ): 14 parts H2Q : I part HF(50%), which etches 500nm of polysilicon in 2min. 
The photoresist shows brittleness and cracks, which render the mask useless, after about 
2.5irdn. Changing the ratio between HNO3 and HF to maintain the etch fate while reducing 
thedamage to the resist could not improve the results. Adding isopropanol, as was done with 
potassium: hydroxide; reduced the silicon etch rate, but could not protect the photoresist 
sufficiently.
It has been demonstrated, that part Of the nitric acid can be replaced by acetic acid [173]. 
Experiments showed, that both etch rate and attack on the resist mask declined proportionally 
with the reduction OfHNO3 concentration. This yielded a constant mask deterioration per 
depth of silicon removed, since CH3COQH alone did not etch the silicon.
Iodine etch (11 Oml CH3COOH, I OOml HNO3, 50ml HF and 3g I2) was also tried to test 
the resist and oxide stabilities.These mixtures showed the same attack on both photoresist 
and silicon dioxide. The etch is somewhat related to CP-4, which etches silicon at25pm/min 
aud contaips Br2 instead p f l2. It was chosen over the latter for ease of handling and lower etch 
rate, enabling better thickness control.
It was hoped to maintain the resist mask by substituting the nitric acidby potassium- 
permanganate (KMnO4). The etcfrrate;was orientation-independent OTpm/min, but both 
resist and oxide were damaged during the 45min necessary for thinning the overgrowth.
Finally, ammonium fluoride with hydrogen peroxide waS tried, since it contains neither 
nitric norhydrpfluoric acid, At high H2O2Concentration, where the etch rate was 70nm/min, 
the resist was rapidly oxidized and oxides were etched by the NH4F. Lowering the H2O2 
concentration, to protect the resist [205], reduced the etch rate to insignificance.
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4.2.2 Dry-Chemical Etching
Ion milling is included under this heading despite that it is not really a chemical etching 
process, but a physical removal technique on an atomic scale. When ions impinge upder a 
very shallow angle from the surface (-20°), the removal rate becomes independent of the 
material [206]. The previously described dual-reflown photoresist was used on LOG samples 
in a M llatron chamber with rotating wafer holder. The experiments yielded a very slow 
removal rate with a central ridge still remaining after processing. As the photoresist did not 
fully planarize the wafer (70% of the overgrowth is above the resist level), different facets 
were exposed to the ion beam and were sputtered with different rates. Again, a process which 
is very useful for standard planarization failed because of the size of the structures to be 
thinned.
A technical report from Branson [207] indicated that it is possible to etch both silicon 
and photoresist at the same rate with a carbon-tetrafluoride - oxygen mixture, while 
maintaining a reasonable selectivity over oxide (10:1). The results were basically verified 
both in a Plasmod and a Branson tunnel reactor, but the uniformity across the wafer was poor. 
To alleviate this problem, a quartz spacer was added to ensure the centering of the wafers 
within the tunnel. This significantly improved the etch rate uniformity, but some problems 
remained. In the case of the Branson reactor, an additional reason for the etch-nonuniformity 
was a plasma-sheet forming around a temperature sensor within the shielding metal tunnel. 
Furthermore, the silicon etch rate was locally (4pm) increased at the edge of the overgrowths, 
apparently the reaction prodnets from the adj acent photoresist affected the etch rate of silicon.
In order to improve uniformity across the wafer, the CF4-O2 experiments were repeated 
in parallel plate reactors. Results with a Technics PEIIA were promising and were further 
improved by S. Vedala [21IJ to yield a viable process. A low pressure magnetron enhanced 
etcher, MIE 720, could not reproduce the I : I etch rate of Si and photoresist, optimum results 
with 15% O2 in CF4 at 250W would yield 0.16pm/min for Si, 0.24pm/min for photoresist and 
<0.02pm/min for SiO2. Higher etch rates for silicon would be preferable in view of the IOpm 
tobe etched, but the CF4 in the plasma dissociated and produced carbon deposits on the wafer 
at higher power densities. Similar to the tunnel-reactors, an increased etch rate was observed 
at the edges of the overgrowth. This might be due to reaction products from the resist, or a 
focussing effect by a non-uniform electric field around this semiconductor-insulator transi­
tion, which raises the impingement rate of reactive ions.
Toprevent the dissociation of carbon-tetrafluoride, the etch gas was changed to sulfur- 
hexafluoride. First, etch rates for silicon can be increased to 0.9pm/min, second, this gas 
reduces the attack on the photoresist, which is much thinner than the overgrowth, and third, 
the chemistry is well suited for low-pressure application. On the other hand, the selectivity 
of silicon over oxides is reduced to 1:6, which poses a severe problem with thin gate-oxides
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under the I Ojim thick overgrowths. Figure 4.2 shows a schematic cut view of an overgrowth 
after a SF6 etch. The sidewalls were protected with a passivation by double-reflown 
photoresist It is immediately apparent from this figure, that a slight variation of the facet or 
LOG thickness will cause the etch step to reach through the silicon and start to attack the gate- 
oxide on top of the polysilicon.
With this etch step, only 2/3 of the overgrowth can be removed without damaging 
underlying oxides. On the other hand, the same procedure can be applied a second time to 
yield a structure depicted in figure 4.3. It is apparent, that a thinning Of the overgrowth is 
possible, although the surface topography gets serrated by steep trenches. Nevertheless, it 
was possible to oxidize the silicon surface and and structure a polysilicon gate on top of this 
uneven surface. Figure 4.4 shows a wafer processed in this manner. Electrical properties 
could not be extracted on such devices due to a fatal diffusion process: A tube used for contact 
annealing lagged sufficiently from previous I I SO0C diffusions that the wafers on a cantilever 
scraped along the tube and broke. In view of the extensive processing time and the 
encouraging results from mechanical approaches, this experiment was notrepeated.
Figure 4.2: Schematic representation of planarization dry-etching. For comparison, the 
old silicon and resist surface are represented in a lighter shade.
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Surface prior to etch
Figure 4,3: Schematic representation of planarization by double-etching. The surface prior 
to etching is depicted in a lighter shade.
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Figure 4.4: SEM micrograph of a poly gate over an etch-planarized structure. Good step 
:; coverage was obtained even on sharp surface features.
4.2.3 Mechanical Lapping
The most logical process for thinning the overgrowth is a physical removal from the top 
surface^ such as grinding or lapping. Grinding cannot be tised, since the grit size even of fine 
wheels is in excess of 5pm and induces lattice damage about ten times the grit size. Lapping 
produces less stress, since the grit does not shear, but rolls on die surface to be treated [212]. 
The grit can be obtained down to 0.3pm average size and made of different materials like 
silicon carbide (SiC) or aluminum oxide (Al3O2).
The lapping setup at Purdue was not suited for machining of fine structures. Coarse 
particles scraped overgrowths and oxides, and even the replacement of the glass plate, which 
serves as the substrate for the suspension of lapping grit in water, could not prevent extensive 
damage to the wafer surface.
In the Summer 1988 a new and modern lapping machine was made operational at the 
IMS. The system uses Oil-based slurries on a cast-iron substrate, improving the suspension 
of the grit and providing a somewhat softer substrate. SiC and W2C materials of 0.6pm 
average grit size were used to minimize surface roughness and lattice-damage, as well as 
defects in areas not machined. Nevertheless, the wide distribution in size of the abrasive grit 
(3% are bigger than twice the average size), and the potential of the grit palletelets to cluster, 
produced pitting of the oxides long before they got in close contact to the lapping surface.
4.2.4 Chemo-MechanicaI Polishing
Polishing presents an optimal compromise of the advantages both of wet etching and 
mechanical removal. Nalco 2350 polishing slurries were used for their capacity to produce 
high quality, specular silicon surfaces. The alkaline solution produces a hydrolytic oxide on 
exposed silicon surfaces, which in turn passivate these surfaces against further chemical 
attack. These oxides of low density are then removed by a polyurethane pad [213] saturated 
withcolloidal ,silica. T hesesilifca spheres, 50-20nm In diameter, perform the mechanical 
abrasion, but are tpp small ,aridtoosm ootfito induce damage to the silicon IatticevThe high 
quality of this surface treatment^ik illustrated by thefact,that the mirror-likesurface of silicon 
wafers is created by this process in wafer manufacturing. Earlier, the wafer surface was 
restored after polishing iby a sacrificial oxide, but the progress in processing and chemistry 
made this step unnecessary.
First, the polishing rates of Nalco 2350 [214] for different materials was determined. 
The wafers were mquntetionto polishing weights by wax or with capillary pads [215], From 
the results shown in figure 4.5 it was determined, that SiO2Ts a sufficient mask against 
polishing with a removal rate twenty times lower than silicon. Even better results can be 
obtained with silicon nitride (selectivities up to 80:1), but a nitride film would require
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additional processing steps. Before and after the polish process this layer has to be applied 
and removed, while plasma-deposited oxide serves also as a planarization layer for improved 
wafer topography in thesubsequent metalization. ;
Encouraged by these results, the polishing was applied to the LOG structures. One effect 
of the polishing became thus apparent: it has a high capacity to reduce surface steps. The 
removal rate on leading edges is higher than the bulk removal rate, giving surface protrusions 
a lentil shape. In the case of the overgrowths, this resulted in a non-onifoim thickness of the 
overgrowth and its lateral extension was also reduced, as depicted in figure 4.6: the front of 
an array of overgrowths is polished back to the seed area, and the comers are severely 
rounded. In the case of oxidized polysilicon lines outside of overgrowths, the oxide was 
polished away and the polysilicon lines removed.
In order to prevent the attack on the sidewalls of the LOG, the wafers were covered with 
plasma-deposited oxide. In preparation, the: wafers with structures as depicted in figure 3.11
were coated with > I jim plasma-oxide and then polished with an alkaline colloidal silica
-e- Silicon 
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Figure 4.5; Polishing rates for silicon, oxide and nitride.
Figure 4.6: Optical micrograph of polished overgrowth. Thickness.fringes are visible on 
either side of each seed rectangle.
solution, similar to [216]. The structure shown in figure 4.7 was inverted and placed on a 
polyurethane poromeric pad, soaked with the colloidal silica solution. In the first step, the 
whole weight was pressing on the small area of oxide on top of the overgrowth, and the 
mechanical action of the polyurethane fibers, with their silicate colloides, removes the oxide 
rapidly. As soon as the silicon on top of the overgrowth was exposed, the alkaline solution 
etched the silicon as rapidly as the sidewall oxide was removed. Finally, when the overgrowth 
was reduced to the level of the rest of the wafer, the pressure was distributed over a large area, 
and the mechanical polishing was minimized compared to the chemical action. In this mode, 
selectivities of 20:1 were measured for polishing silicon vs oxide. Since the chemical attack 
produced a- passivation layer, which had to be mechanically removed by the polishing pad to 
sustain the silicon erosion, the polishing rate of silicon was slowed to the removal rate of 
plasma-oxide. The final silicon thickness is therefore controlled by the amount of plasma- 
oxide deposited before polishing.
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Figure 4.7: Schematic representation of LOG structure prior to polishing. The heavy line 
marks the surface after polishing.
By this process excellent surface planarity is obtained, as indicated in figure 4.7 by the 
heavy line. It is a self-limiting planarization process, producing good uniformity across the 
wafer and batch and excellent con trol of final film thickness. The technique uses the variable 
removal rate of chemical polishing, dependant on the balance of chemical and mechanical 
attack of the exposed surface. The quality of the exposed silicon surface is comparable to bulk 
silicon wafers and well suited to build active devices. This is different from dry-chemical 
processing, where radiation damage and dielectric stress damage the surface and underlying 
gate oxides. Figure 4.8 shows an optical micrograph of a transistor site polished in this 
; manner. The silicon became translucent and shows both the submerged polysilicon gate and 
the dark rectangle of the seed.
Figure 4.8: Optical micrograph of a transistor site. The large rectangle is the active area 
of the bulk transistor, over which the grainy 3 pm wide poly gate spans.Over 
this, the bright, translucent overgrowth spans, originating from the darker 
seed-rectangle.
4.3 Fabrication of Top Device
4.3.1 Channel Definition
In order to contact the channel on top of the polysilicon gate, the source and drain have 
to be defined in the overgrowth and driven through the SOI film. The lithography step to 
define the source and drain in the overgrowth has to be well aligned to the bottom gate. 
Stepper-exposure at the IMS is routinely done with less than 0.15pm standard deviation from 
optimum alignment. Since it is only a light overhead, the scattering oxide for ion implantation 
was produced as a gate-oxide, and with the masking step a second poly gate is defined on top 
of the overgrowth. This allows for characterization of the polished interface of the over­
growth and dual-gate operation [218-221 ] of the SOI device, or even volume-inversion 
[222,223], if doping and thickness of the film can be reduced sufficiently.
4.3.2 ContaciH oIes ■... ... V--
The whole wafer i§ once more covered by a plasma-oxide, to reduce metal-to-device 
capacitance, and contact holes are etched. Diie to the partially remaining plasma-oxide from 
the polishing step, the contact holes have to reach to different: depths. This depth varies on 
the layer to be contacted, a top device, either of the poly lines or a bulk device. A combined 
dry-Wet process was used to establish, sufficiently tapered holes necessary for good nietal 
coverage and reliable contacts. The difference in depth to be etched is represented in figure 
4.9, which depicts schematically a fully processed stacked device.
Figure 4.9: Schematic representation of fully processed stacked, dual gate devices.
4.3.3 Metalization
While the surface planarity was slightly disturbing for etching of the contacts, for the 
varying depth to be etched, it is a great asset for the metalization. Uneven surface topography 
produces notching in interconnect lines due to surface reflection of the metalization during 
exposure. However, the planar surface realized by this process did not show such effects, 
Al-4% Sirs sputtered in l  jitn thicknesson the flat surf ace and patterned by dry etching. Figure
4 .10 shows two different channel widths of fully processed devices.
Figure 4.10: Cut view of fully processed stacked, dual gate transistors. Cutis along a <110> 
direction, lateral dimensions are therefore enlarged by 1.4.
Figure 4.11: Optical micrographs of fully processed stacked CMOS/dual gate SOI PMOS.
Very clear are the facets of the overgrowth and their effects on channel width, 
a) W/L = 50/3pm, b) W/L = 100/3jim.
The planarity reached with the first metalization will allow for double or even triple 
metalization with very narrow line-width. This, combined with the possible high transistor 
density (no wells, stacked devices, no minimal separation for latch-up prevention) gives this 
process ULSI capabilities.
E tE C T R IC A L  CHARACTERIZATION QF T H E  PROCESS
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5.1 Introduction
Itwill be shown in this chapter, that the devices built in local overgrowth not only match 
the performance of transistors in a bulk process, but actually surpass them. PMOS transistors 
have been characterized in tlie SOl film, which yield the same current drive as NMOS devices 
in bulk material with the same geometry. Inverters were measured with joint gate as well as
symmetric operation. The connecting diode between the two complementary transistors was 
shown to have only negligible effects on the response of circuits. Devices have been reported 
earlier on insulator with semi-infinite seeded stripes of ELO [232], as well as on the seed area 
of LOG material [233,234] .IBMhas even developed a dynamic RAM cell with an SOI device 
on top of the storage capacitor [235]. The first fully depleted SOI devices with two 
individually biasable gates are reported here.
Leakage currents were below the resolution of 0. IpA of a HP 4145 parametric tester for 
all realized geometries. This includes source and drain junctions in SOI film and bulk silicon, 
where transistors with up to I OOpm channel width, and corresponding junction areas, were 
measured and indicate excellent lattice quality . Currents below the resolution limit were seen 
for oxides, which include the three gate oxides and the thin oxide between the sources Of the 
-.complementary devices. All transistors showed inverse subthreShold slopes below 120mV/ 
decade, the fully depleted SOI devices yielded 60inV/dec, almost the minimum theoretical 
value of two thermal voltages (52mV/dec).
The interface between oxideand overgrowth [229] and the crystalline quality [230,231] were 
■ shown earlier to be comparable to bulk material. The data presented here validate the high 
: expectations deduced from those measurements.
MOS Capacitors on both sides of the overgrowth were measured to determine oxide 
thicknesses anddopihg of the silicon film. Line resistances and eapaeitances were determined 
for circuit simulations of future designs.
5.2 Oxides
The gate oxide on the substrate and on top of the overgrowth exhibited Fowler- 
Nordheim tunneling starting at 25 Volts. Voltages above 35V destroyed these 40nm oxides, 
resulting in a dielectric strength of 8.75MV/cm, in good agreementwith the theoretical value 
for silicon di6xide ( I OMVyCmf The 60nm oxide formed on polysilicon gates could not be 
brought to tunneling or breakdown, due to a 40V limitation on the computer-controlled 
voltage sources. Within the measured sample size of over 1000 oxides with device 
dimensions (500pm2), no failures were observed. These findings are especially surprising in 
view of the experimental evidence of J. Friedrich [175], which indicates a defect density in
oxides grown on crystalline silicon o f 1433/cm2 for 80nm oxides. Large area finger Structures 
could not be used to determine oxide defect density more readily, due to defects introduced 
by misalignment and over-etching of the seed areas. In order to evaluate the reliability Of this 
pxide, specialized structures with arrays of transistors should be used to minimize testing 
effort. :■ :v " v ' C f f  ;CV':C> C tC  ■ -'V;--.: ■ C v 'C C ' ;■
5.3 Junctions
A critical issue for the usefulness of SOI transistors is the junction leakage. Lattice 
defects locally increase the generation/recombination rate, giving rise to an increased leakage 
Cun;ent. This leakage current increases power dissipation and can be detrimental for storage 
devices and clocked logic. Source and drain junctions (n+/p) in the substrate exhibited 
leakage currents of less than 15nA/cm2 after processing of the SOI device. Reference devices 
of a bulk process exhibit 5nA/cm2, therefore the value can be considered as good. The same 
junctions in the SOT film (p+/n) have leakage currents of 0.5jaA/cm2. This value is still better 
than data from ZMR material and poses no threat to the usefulness of the process, as the 
junction area is reduced to about one-twentieth in SOI material (if the dopants are driven 
throughout the silicon film). One source of this leakage current has been identified as stacking 
faults, originating from the corners of the seed area. In the conclusion, a modified process will 
be proposed to significantly reduce these defects.
5.4 Resistances
Fordesigns using this new process, the resistivities of the different layers are important 
to Optimize new circuits. An incomplete list is given here, which is also subject to further 
process enhancement. Source and drain areas in the substrate exhibit 25Q/sq, in the 
overgrowth 50Q/sq. The first polysilicon layer has been optimized for low autodoping to the 
Overgrowth, the resistivity is therefore somewhat'high at 2000/sq, the second polysilicon 
layer is set at lOOQ/sq and could be lowered further to enable the use of this film for local 
interconnections. Metalization exhibits 30mQ/sq. Contact resistances are difficult to deter­
mine, as they are generally lower than any film they are connecting, but they are in the range 
of 1-5Q for metal to any of the mentioned layers.
. 5.5 Capacitances
Capacitances are again provided for use in future designs. Gate capacitances are 0.86fF/|im2 
both for poly-1 to n-channel and poly-2 top-channel; for the submerged channel, poly-1 to 
p-channel, the value is 0.58fF/|irn2. Wire capacitances are: 46aF/jj,m2 poly-1 to substrate and
C a pa c i tance  [p F ]
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Figure 5.1: C-V characteristics of gate-oxide between overgrowth and second polysilicon
V V 'V T' layer. .
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to poly-2. Metal capacitances were measured to substrate 17aF/pm2, to poly-128aF/(im2, and 
to poly-2 69aF/(im2. Finally, the poly-2 to substrate capacitance is 23aF/pm2.
Additionally, C-V curves were taken on the gate capacitance between poly-1 or pbly- 
2 and overgrowth, respectively. Since rnbdified source and drain implants were necessary to 
contact the substrate, these measurements were taken only on early overgrowth work and 
exhibit therefore a high impurity level of the overgrowth.
. >■ 5*6 Transistors
Numerous bulk and SOI transistors have been built and measured with a parametric 
tester, HP-4145 W ithTEcApspftwareitooptimizedeviceperfontiance-Progressintheover 
200 extracted device parameters was steady from SOI transistors with threshold voltages of 
10V, hole mobilities of 120qm2/Vs and source and drain resistances of IOkQ to devices with
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Figure 5.2: SEM micrograph ofrealized stacked transistors. The excellent surface planarity 
is readily visible by the 45° tilt of the sample.
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1.5V, 165cm2/Vs and 50Q, respectively. A completely novel device with two controlling and 
interacting gates Will be presented in the next section. The SOI devices presented here are 
built in films thicket tban twice the depietidn width.
Transistors in the bulk material had to be modified to a.ecount fo r the additional 
processing of the SOI device. The original devices brought impurities into the SOI film by 
autodoping from the source and drain, and showed a strange exponential current behavior in 
the low ohnne region: This effect is associated with poor contacting of the channel, which can 
only be, surmounted by higher source-drain voltages. Modifying the implant parameters for 
the source and drain implants solved this problem and increased the current drive capability 
of the device, as shown in figure 5.3.
The shbthreshold performance of the bulk device was measured to characterize the 
material quality after processing of the SOI device. The inverse slope was 105mV/dec, 
identical to reference devices of a bulk process. Leakage current could be suppressed well 
below the resolution of the measuring equipment as illustrated in figure 5.4.
Drain C ur ren t  [mA]
Figure 5.3: Output characteristics of a bulk NMOS transistor with 100|im channel width 
and 3|im channel length.
S o u rc e  C u r ren t  [A]
Drain Voltage
-a- 50m V
- ♦ -1 2 5  m V 
200mV
Gate Voltage [V]
Figure 5*4:., Subthfeshpld characteristics of NMOS transistor with W=100ji,m, T-= f^im 
and tox=40nm, extracted inverse slope is 105mV/dec.
The SOI devices wereoptimized for mobility and threshold voltage without the addition 
of a channel implant. They were the first ones reported in LOG material, both with top and 
submerged gate [237^38]; It was possible to reduce the channel doping level tO:8.8- i0 15/cm3 
and lower the threshold voltage to 1.5V. Surface mobilities were measured at 165cmVVs for 
these devices; These parameters could be further improved by a channel implant, which 
would preferably be uniform throughout the film and reduce the effective doping. This would 
enhance surface mobility by reducing the transverse electric field and, at the same time, lower 
the threshold voltage. Implementing a buried channel by a boron doping close to the surface 
would even further increase the mobility by reducing surface scattering, but at the same time 
the subthreshold slope would be reduced.
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Figure 5.5: Output characteristics of a SOI PMOS transistor with top gate realized in 
O Jpm  silicon film, W=IOOfim, L=3pm and tox==40nm.
The subthreshold slope of the top gate SOI transistors in figure 5.6 has been compared 
with PMOS devices of a bulk process. The inverse slope was 109mV/dec, which compares 
favorably with the 125rfiV/dec of a buried-channel bulk device with the same gate-oxide 
thickness. Due to noise in the measuring setup, the current resolution was only 15pA.
The SOI transistor was also controlled by the submerged oxidized polysilicon line, as 
shown in figure 5.7. The oxide thickness was slightly higher, but the device performance was 
basically maintained. The only difference measured was an increased source and drain 
resistance, as the contacting of the channel was not as good with the implant tails at the lower 
interface, of theTilmi as for the top surface device.
S o u r c e  C u r rent  [ -A]
1 o‘4 -a
Drain Vol t age
-o- -SOmV 
- 1 2 5 m V 
-®- -200mV
■a—■ — ■ Ef=1 0“
0 , 0  0 , 2  0 , 4  0 , 6  0 , 8  1 , 0  1,2  1 , 4  1 , 6  1 , 8  2>0
Gate  Vo l t age  [-V]
Figure 5.6: Subthreshold characteristics of SOI PMOS device with top gate, W=IOOpm, 
L=Sum, tox=40nm and tsi=0.7|im. Extracted inverse subthreshold slope is 
109mV/dec. 51 :
Table 3; Device parameters of the stacked transistors,
■ Top PMOS Bottom PMOS BulkNMOS
ChanndW idth W 90pm 90pm 80pm
Channel Length . L ■ ■" 3pm 3pm 3pm
Under-diffusion V  ' 0.5pm 0.5pm 0.5 pm
GateOxide tOX 40nm 60nm 40nm
Threshold Voltage VI -1.5 V -1.6V 0.8V
Surface Mobility V-O ■ 165cmW s ■; 160cm2/Vs TOOcmWs
DopingLevel Nb 8.8-101Vcm3 2.3-IO1Vcm3 ' - S-IO1Vcm3
Srce/Drain Resist. RM 5QQ 3kO 25Q -
JnctnLeakage 20nA/cm2 0.5pA/cm2 0.5pA/cm2
Subthr. Slope s 109mV/dec 105mV/dec
D r a in Cur r e n t [ mA]
Gate. Voltag® [V]
Drain Voltage [V]
Figure 5,7: Output characteristics of PMOS device with bottom gate. Device geometries 
were W=iOO|im, L=3|i.m, tox=60nm and tsi=0.7ji.m.
5.7 FuIS-Depletion Transistors
In thin silicon films, it is possible that the depletion zone extends throughout the film. 
Improvements in transconductance and subthreshold slope are gained, as the whole change 
of electric field translates into a change of mobile charges, whereas part of the field is 
consumed by fixed charges in the depletion zone of bulk devices. Films with low doping and 
reduced thickness have been produced to demonstrate the possible gains. As in the previously 
described devices, polysilicon gates are located both on top and below the silicon film. For 
the measurements it was crucial, that the two polysilicon gates are well aligned to each other, 
as the channel region of the lower gate is defined by implantation masking of the top 
polysilicon layer. Average misalignments of less than G-Ipm were obtained with a 5 :1 stepper 
with an automatic laser alignment system.
With the two controlling gates, a conductive channel can be induced either on the top 
or bottom surface of the silicon film. The channel at the top surface (typical for 10 measured 
devices) shows noticeable improvements in current drive capabilities over bulk devices, as 
shown in figure 5.8 and Table4. The threshold voltage was raised to -1.25 V by lowering the 
doping level to 5-1015/cm3, and the subthreshold slope lies at lOOmV/deC in full depletion, 
compared to 11 OmV/dec when the rear interface is brought to accumulation, as can be seen 
in figure 5,9 (Vbg^ -0.3¥ and 1.5V' respectively). At lower back-gate voltages, a noticeable 
subthreshold current of the back gate prevents an accurate subthreshold slope measurement.
Sithilaf measurements on the submerged channel yield a lower current, which can be 
explained with the Somewhat thicker gate oxide. The output characteristic shows the 
surprisingly high quality of the device, very similar properties are measured as fqr bulk 
devices./Thisis unexpected, as the channel-oxide interface is not generated by thermal 
Oxidation, but by the CVD like epitaxial lateral overgrowth. The oxide formed on the lower
Dra i n C u r ren t  [- A ] 
Z1Oe-3
1,5e-3 -
1 ,Oe-3 -
5 , Oe -4 ^
0,0e+0
Figure 5.8: PMOS output characteristics with top gate on a fully depleted SOI film. Device 
geometries: L=Bpm, W=50pm; tox=40nm, t =0.5pm. ■;
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Drain Current  @ Vds = O. 1V J-A] Bottom Gate Bias [V]
0 . 5  1 . 0
Top -Gate Voltage £ - V ]
Figure 5,9: Subthreshold characteristics of device of Fig. 5.8. Both threshold voltage and 
subthreshold slope are changed by applying different biases to the Submerged: 
■ : gate. . . : , ■
polysilieon gate and grown over by epitaxy is certainly not as smooth and uniform as a 
thermal gate oxide. Nevertheless, well controlled output (shown in figure 5.10) and 
subthreshold characteristics (displayed in figure 5.11) are measured for this device.
The devices considered here implement a gate on either side of the film to extend full- 
depletion to silicon films with a thickness essentially twice the maximal depletion width. 
Additionally, the potential at the top and the bottom interface are coupled by the depletion 
zone, resulting in a novel four-terminal'.device with useful new properties [219,224]. The 
threshold shift by the secondary gate is linear for the top channel, but shows rnore erratic
behavior for the submerged channel (seen by comparing figures 5.12 and 5.13). This must 
be eaused by a poor contac ting of the channel, which is only overcome by higher source-drain 
voltages. The same effect caused the exponential current dependence in the low ohmic region 
of the output characteristics, figure 5.10. The ratio of threshold shift and applied back bias
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Drain C u r ren t  [-A] 
1,2e-3
ToP I Bottom-Gate Vbltage
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0V/-2V 
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OV/-4 V 
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Figure 5.10: Outpiitcharacteristicsoffully depleted PMOS transistor with submerged gate. 
Device geome are: L=3pm, W=50|im, tox=40nm.
is proportional to the respective gate oxide thicknesses, i.e. a stronger effect is expected and 
observed in the IowerchanneL The subthreshold characteristics demonstrate low leakage 
current (below resolution of the HP4145 measurement equipment used) and a high subthres­
hold slope. Different backgate bias yidd variations in subthreshold slope between 100 and 
120m V/dec (figures 5.9 and 5.11), if the film is fully depleted or if the back side forced into 
accumulation. The subthrepold currents oh both channels are of course superimposed, 
yielding a varying minimum current level which depends on the back gate bias.
An ideal mode of operation for the dual-gate transistor is the parallel connection of both 
gates. Itresults in significantly higher currents than the sum of the individual characteristics, 
figure 5.14. The considered SOI PMOS transistor exhibits almost the same current drive 
capabilities as the NMOS devices, on top of which they are realized, figure 5.15 gives a 
comparison of the current drive of the individual channels and the parallel operation. This is 
mostly due to the above mentioned threshold shift from one gate onto the adjacent channel,
Drain Current @ Vds-0 .1  V [-A] 
, 0 - 4 ,  ■ ■■■•' - ; y  -
Top-Gate VoItage [-v ]
. - / ~| -e- 1. 5 V
1.3V
Hg-* » H- 1.1V 
.9v
.3 V
n- -.1 y
H -  -.3 V
-1.3 V
0.5 1.0 1
Bottom -Gate Voltage  [-V]
Figure 5.11: SubthresHold characteristics' of. the. device. iitvFig. 5.10. Output current is 
strongly reduced by bringing the secondary gate towards accumulation.
Table 4: Device parameters of the fully depleted SOI film
Top PMOS BottomPMOS
ChanneiWidth W 50pm 50pm
ChannelLength L 3 pm 3pm
Under-diffusion Ld 0.5pm 0.5pm
Gate Oxide tox 40nm 60nm
ThrcsholdYoltage V -1.25 V -1.3V
SurfaceMobility p0 220cm2/Vs 200cm2/V s
Doping Level Nb S- IO15Zcm3 6- IO15Zcm3
Srce/Drain Resist. Rsd 250  500
Subthr. Slope S lOOmVZdec 120mVZdec
Drain Cu r r e n t @ Vds- 0.1V [ -Aj B o t t o m -Gate Vo I tage [V] 
6 e -5 n ---------------------------------------------- - ----------- -o- 1.5V
5e-5
4e-5 -
3e 5
2e-5 -
1 e-5
0e+0
0,0 0,5 1,0 1,5
Top-Gate Voltage [-V]
Figure 5.12: Transfer characteristics of device of Fig. 5,8. Threshold voltage is shifted 
linearly between - 0.6V and -1.2V by varying the bottom gate voltage between 
-0.1 V and - I . IV. ■' V
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Figure 5.13: Transfer characteristics of bottom gate device of Fig.5. lO.Outputcurrent and 
threshold voltage are strongly modified by secondary gate.  ^ ^
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Figure 5.14: Output characteristics of SOI PMOS transistor with symmetric bias on both 
gates. Device geometries: W=50(im, L=3p.m, top gate oxide 40nm, bottom 
gate oxide 60nm.
as can be calculated from the ratio of the squared threshold voltages. The maximum current 
is higher by a factor of 1.7 than the sum of the individual channel currents. Additionally, the 
threshold voltage is increased from -1.2V to -0,8V, as shown in figure 5,16. The subthreshold 
slope is also increased from ldec/1 OOmV to Idec/60mV (demonstrated in figure 5.17). The 
depletion zone cannot be further extended after it reaches the oxide film, therefore no increase 
in electric field can be satisfied by fixed impurities. All changes in-'oxide field are translated 
fully into a change of minority carrier concentration (and the saturation of interface charges).
Drain C u r re n t  [-A]
5e-3  T- - . - I
3. Dual-Gate, Vg=-SV
70% G a i n
1. Top Gate, Vg=-SV
2. Bottom Gate, Vg=-SV
1 e-3
^ ' 7 0  V-/'.. Drain Voltage [-V]
Figure 5.15: Comparison of currentdrive between bottom-, top- and parallel gate operation.
D rain C u r r e nt @ VdS = 0 .1V [-A]
Se-S I " r :: . / ■
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;/..r / Q:. 0; T t : - ',0-5.T K?;; . T, - ■ - .. 1 ,5  . " 2 ,0  \
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Figure]5.1 ^Transfer characteristics Uith thresholdvoltage for bottom channel, top channel 
;; 'V::':and parallel operation >
D rain G ur r e n t @ V d s = O. I V [ - A ]
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Figure 5.17: Subthreshold slope of SOI transistor with bottom channel (i20mV/dec), top 
channel (lOOmV/dec) and joint channel (6GmV/dec).
Table 5: Device parameters of the duahgate transistors
Top PMOS BottomPMOS JointPMOS
ChannelWidth W 50pm 50pm ; 50pm
Channel Length L ICO 3pm 3pm
Under-diffusion V 0.5 pm 0.5pm 0.5pm
Gate Oxide W 40nm 60nm ;
Threshold Voltage V. t -1.25 V :; -1.3V -0.8 V
SurfaceMobility I1O 220cm W s 200cm W s
Doping Level .N b 5-1015Zcm3 6-10!5/cm3 S-IOisZbm3
Srce/Drain Resist. R,a 250 50 0 350
Subthr. Slope S '■ lGOmV/dec ; 120mV/dec 60mV/dec
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5.8 Inverter
The objective of this work was the realization of a joint^gate InvertenThis device was 
buiUby using the Second poly silicon gate as an implant mask to define the source and drain 
regions.By this, a stacked CMOS inverter was built with the footprint o f a single transistor. 
The three-dimensional nature with oxide isolation has significant advantages for reducing 
parasitic capacitances, and latchup is completely prevented with this geometry. The measu­
red inverter consists of a PMOS and a NMOS transistor, which are connected by an n+/p+ 
diode at their drains. This diode could be bridged by a metal strap to prevent the forward 
voltage 10s$ of about 0.3 V, but this has not been done to minimize area requirements
A low-input-capacitance inverter can be fanned by connecting only the shared gate, 
which lies between the substrate and SOI film. The Other polysilicon gate could be used to 
modify the threshold voltage and therefore optimize the PMOS transistor for maximum
O u t p u t  [V]
S u p p l y  (V]
I n p u t  [V]
Figure 5.18: Inverter in shared-gate configuration. Output is taken at the n+ end of the 
connecting diode, therefore a drop in the output is observed above the NMOS 
threshold voltage. ,
current drive and inverter stability. Due to the limitation to four sources of the measuring 
setup, this gate was left electrically floating. This ensures the same potential at this gate as 
at the adjoining SOI film interface and therefore no electric field in this gate oxide. The 
inverter characteristic is given for different supply voltages in figure 5.18 and the correspon­
ding switching current (proportional to the power dissipation) in figure 5.19. The highest 
noise margins in input potential variations are obtained at the lowest supply voltages. There, 
the Switching point lies closest to the threshold voltage. On the other hand, the current drive 
at this supply voltage is greatly reduced, therefore even small induced currents in the Output 
node will disturb its voltage level.
The inverter characterized in figures 5.18 and 5.19 consists of a PMOS and NMOS 
transistor with common gate, connected by a diode at the drains. The PMOS transistor with 
a submerged gate is characterized by figures 5.10, 5. i  I and 5.13, as well as in table 5.3 as 
bottom PMOS. The p+/n+ tunnel-diode at the output nodes exhibits a forward voltage of
0.3V. This voltage shift under forward current between a connection to n+ on the substrate 
and a metal connection to the p+ overgrowth is usually Of no consequence; if necessary, this 
diode can also be strapped by a metal bridge. This increases the required area correspondin-
T r a n s f e r  C u r r e n t  [A]
Supply  [V]
5
-B- 5 V 
-O- AM 
3 V 
-o- 2V
Figure 5.19: Supply current consumption of shared-gate inverter.
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Figure 5.20: Output characteristics of NMQS device in bulk material. Qevice geometries 
are: ;L=3jxm, W=50pm, tbx=40nm.
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Figure 5.21: Transfer characteristics of NMOS device of Fig. 5.20.
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: Figure 5.22: Subthreshold characteristics of NMOS device of Fig. 5.20.
gly. The NMOS device of this inverter has slightly different properties than the one given in
figure 5.3, threshold voltage is increased to 1.2V by a higher channel doping. The output 
characteristic is given in figure 5.20, and the input in figure 5.21. The subthreshold slope is 
tneasured as 105mV/dec in figure 5.22.
The PMOS transistor yields the highest current drive, when both top and submerged gate are 
connected in parallel. By this, not only the higher current drive of the top channel in the SOI 
film is added to the bottom channel, but also the coupling between the two channels yields 
an additional current gain of 69%. The threshold voltage is also lowered, which further 
improvesCUifent drive. In this mode, the output current of the PMOS device is comparable 
with that of a NMOS transistor with identical dimensions (compare Figs 5.14 and 5.20). With 
the threshold voltages of about 1.2 V and -0.9 V, respectively, almost symmetric operation of 
the inverter is obtained with supply voltages greater than:2V, as shown in figure 5.23. Again, 
a step is introduced in the inverter characteristics above the NMOS threshold voltage, as a 
current flowing through the connecting diode reduces the output voltage by 0.3V. Static 
power dissipation is negligible, as shown with the supply current characteristics in figure 
5.24. ;
Output  [V]
Suppl y [VI
-B- 5V 
-*■ 4V . 
• »  3 V 
-O- 2M
Input  [V]
Figure 5.23: Symmetric operation of stacked inverter. Output is taken at the n+ end of the 
connecting diode, therefore a drop in the output is observed above the NMOS 
tteeshold;voltage..'
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Figure 5i24: Supply current consumption pf the symmetric, stacked inverter.
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CHAPTER 6 
CONCLUSIONS
Within this work, the feasibility of a three-dimensional CMOS process and circuits has 
been demonstrated with discrete devices and inverters. A process has been developed which 
yields stacked complementary transistors with a shared gate. This process, with, lower 
complexity than a bulk CMOS process for identical minimum dimensions, enables up to five 
times higher packing density and prevents latchup. Transistors have been characterized and 
exhibit parameters which exceed conventional devices. Transistors in the substrate and in the 
SOIfilm exhibit excellent performance, both in the conduction andih the subthreshold range. 
A hovel device was built with dual-gate control in a fully depleted silicon film. This PMOS 
transistor is able to match the transconductance of a bulk NMOS device of equal dimensions, 
despite the l/3rd lower carrier mobility of holes.
Although the obtained data is excellent and clearly shows the advantage of LOG over 
Other stacked technologies, it would be far too early to think this technology has completely 
matured. The following sections have several recommendations on how the process can be 
further improved. These suggestions concern improvements in device performance, the 
reduction of SOI junction leakage current, improvements in channel mobility and adjustment 
of threshold voltage. By further reducing the SOI film thickness, volume inversion could be 
reached to possibly yield even higher performance.
Studies of fully-depleted and volume-inverted SOI films indicate a lack of analytical 
rnddels for carrier-distributions. Only delta-depletion approximations are known, which give 
large errors when the film thickness approaches the Debye-length (Appendix B). It is 
suggested that work is initiated in this field to give some preliminary results for this area,
Increased functionality of the LOG process could be obtained using a power supply 
connected to the bulk material. A modification for the processing to implement this will be 
presented. S uch an approach would al so improve interconnect performance by implementing 
a strip-line wiring scheme. Furthermore, the number of metal to silicon contacts would be 
drastically feduced, improving the device reliability.
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Finally, a circuit study will show the potential of this technology, in terms of circuit 
density, reduction of contacts and improvement of speed. Simulation data were based on 
measured devices, demonstrating that the process is ready for the implementation of more 
complex designs,
In the previous chapter an increase in leakage current was shown for large junctions in 
SOI material. Such currents are generated by local increase in the carrier generation rate, 
possibly due to lattice defects. Close inspection of the overgrowth indicated one source: 
originating from the comers of the overgrowth, and bounded by ( 100)-planes, a high number 
of stacking faults was observed. These stacking faults increase the oxidation rate of the silicon 
surface, and figure 6.1 'shows the different oxide thickness by Nomarski differential 
interference. .-X " ': '
6.1 Leakage C urren t
\
t
Figure 6.1: Stacking faults in the overgrowth visualized by increased oxidation rate and 
Nomarski differential interference.
■The obvious solution to avoid these stacking faults is the removal of the defective parts 
or the prevention of their formation. Since the etching of these areas would require an 
additional mask with high alignment accuracy/and etch-stop might be difficult with the thin 
gate-oxide under the film, this solution seems less than optimal; A  better approach would be 
the use o f‘‘tubs”, as proposed in the introduction, which prevent growth in the defect-prone 
areas. This would also Shorten the polishing step for planarization, as the oxide, which serves 
as a polish stop, would not extend o ver the overgrowth and therefore need not be removed. 
This reduction in polishing time with the resulting better control should also enable the 
realization of thinner SOI films.
6.2 Threshold Voltage
The threshold voltage of the realized devices is still somewhat high at 0.8 to 1.5Y for 
the inverter, and especially for logic operations with multiple transistors in series. A channel 
doping With boron would shift this voltage for PMOS devices, and at the same time increase 
the mobility by reducing the transverse field. The subthreshold slope is improved too, as long 
as thepeak concentration of dopants incorporated by diffusion or implaritation is low enough 
toprevent the fprrnatipn of a buried channel [253].
; This implant would also reduce the effective doping of the SOI film and therefore lead
to full depletion of the silicon layer. If this boron dopant is applied during the epitaxy step, 
a more uniform distribution can be obtained. This further helps to reduce variations of the 
electric field in the film and impurity scattering.
6.3 Full Depletion
The realized SOI devices in section 5.6 missed full depletion by 10%. A floating 
Substrate gives rise to the secondary ki nk-effect [245], which is smaller in PMOS devices and 
therefore was not noticed in this devices. Especially in short-channel devices, avalanche 
generation of carriers at the drain [241 j gives rise to a multiplication current (primary kink- 
effect), and the generated majority carriers raise the potential of the floating substrate, This 
shift in the potential lowers the threshold voltage analogous to the body-effect, and therefore 
increases the channel current even further (secondary kink-effect). Full depletion can 
eliminate the secondary kink-effect since no floating substrate is present. Furthermore, as 
gate control over the channel is improved, punch-through can be prevented with Iowerfilm 
doping. This reduces the longitudinal field at the drain (the potential drop is shifted further 
towards the source), and avalanche multiplication can be reduced as well.
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Future work should therefore concentrate on thin SOI films with low doping to obtain 
the benefits ofhigher device performance shown in section 5.7. Evenifgates are built on only 
one side of the film, transCOnductance and subthreshold slope will benefit if the silicon layer 
is  fully depleted.
6.4 Volume Inversion Devices
A further reduction of effective doping and film thickness could also lead to a 
broadening of the channel to extend throughout the film [222,223], as the electric field 
decreases due to the reduced depletion zone width. This is especially advantageous as carriers 
sufficiently distant form the surface will exhibit bulk mobility, which is 30-40% higher than 
any reported surface mobility [254-256]. This, in combination with the absence of any 
depletion layer will further increase the current drive o f the devices.
The use of “tubs” for thickness con trol of the SOI film, as presented in section 6:1 , and 
counter-doping should allow to get volume inversion. The calculations of appendix B show 
that this mode of operation should be obtainable with films of455nm thickness and effective 
doping Of IOl5Zcm3. Experimental studies of the transition between full-depletion and volume 
inversion will yield additional insight into the charge distribution of surface channels.
6.5 Analytical Mode! for C arrier Distribution in MOS Devices
The study Of volume-inverted films revealed that there are no analytical models for 
carrier distributions in MOS devices. Such a model would be useful for determining 
subthreshold slope and average channel mobility from a theoretical side. By comparing 
measured average mobility with carrier distribution, the effective mobility could be expres­
sed as a function of the distance from the surface. First calculations for such a carrier 
distribution are given in Appendix B.
From such results, more insight could be gained on the surface scattering effect. The 
mobility reduction by transverse fields, which is a second-order effect from the carrier 
distribution, could also be more accurately modeled and incorporated in device simulators. 
Finally, if a two-dimensional model can be established, an improved device model could be 
generated, which should be valid and smooth from weak-inversion to saturation of the device, 
be it in bulk or in silicon on insulator.
Such a model could be used to simulate both diffusion currents in weak inversion and 
drift currents of a strongly inverted channel. Improvements might be gained in the transition 
between week- and strong-inversion as well as triode and saturation region, where current 
models (SPICE) suffer from inaccuracies in the two-dimensional approximation of channel 
eharge. '
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6.6 Hot^Carrter Analysis
There are several claims that SQI devices are less susceptible to hotCarriers [248]. This 
is very probable, due to the reduction of avalanche generation and reduced transverse fields, 
but it needs to be verified. A charge-pumping setup to measure interface state density 
[250,25 i] would have to be modified for SOI devices without bulk contact. Such a technique 
would allow determination of interface states before and after electrical stressing, and 
therefore yield data on the avalanche generation rate of carrier pairs and their trapping in the 
gate dielectric.
It would be possible to realize a bulk contact in the SOI film with additional masks and 
implants, but geometric issues (thickness of film and distance between channel and bulk 
contact compared to source and drain regions) make the results from such measurements 
questionable. Therefore a different approach has to be selected, where the trapped charge is 
not swept into the bulk contact, but sensed at the drain with proper bias during the readout 
Cycle. ^
This area would be excellent for a masters or diploma thesis for a physics Or electrical 
engineering student. Electrical stress combined with these measurement techniques, will 
indicate the aging performance of the stacked technology.
6.7 Bulk Supply
The implementation of n-channel transistors only in the substrate allows the implemen­
tation of a power-plane for supplying these devices as shown in figure 6:2. This n+ layer 
wouldprovide the substrate bias through a forward-biased diode and serve as a power supply 
at selected devices through sinkers, significantly reducing the wiring complexity of the 
circuits. This ground plane has the additional advantage to reduce circuit-induced local 
variations of the bulk potential [257], making the chip noise-immune and more stable,
The n-channel devices are therefore connected to the ground plane by all n+ silicon 
regions, eliminating the danger of diode shorts due to metal Spiking [258,259]. This failure 
mode of VLSI circuits after prolonged operation is mostly observed at n+ silicon to metal 
contacts due to electromigration o f silicon atoms. These atoms experience momentum 
transfer from the electrons and the resulting voids are filled with aluminum. This effect is 
Observed at the drain side of NMOS transistors, where contacting is done in this design by 
the n+/p+ diode. On the source side, silicon precipitates are formed, which increase the 
contact resistance. Both these metal to silicon contacts are eliminated with the novel design. 
Since the polysilicon gate is shared by the folded transistors, and the connection between
Figure 6.2: Schematic cut view of joint-gate inverter with minimum size and low contact 
number.
complementary transistors is built-in with a p+/h+diode, necessaiy metal-to-silicon contacts 
can be cut to 1/3. Furthermore, this represents the densest packing of devices presented thus 
far, allowing the realization o f an inverter on the area of a single transistor, including all 
contacts and interconnects.
6.8 Strip-LineWiring
The ground supply in the substrate mentioned above allows to sandwich signal lines in 
the first metal plane between two power supplies. This represents a strip-line connection, 
bringing Coaxial cable properties: to the interconnect lines. The results are improved signal 
propagation speed and reduction of cross-talk between interconnect lines, as electric fields 
will be directed to the power planes, rather than to another signal line, due to the closer 
proximity; This, will increase circuit performance for high-speed CMOS applications.
In this design the ground supply will be provided by the high-doped substrate below the 
device epitaxial layer. The positive supply is designed as a  continuous-layer second-level 
metal, and all signals are routed in the first metalization layer. All active devices and the signal 
interconnects are therefore placed between the t wo supplies, As the thickness of the dielectric
layers is smaller than the separation between signal lines, the electric fields will span the two 
metal layers and provide strip-line properties. Such signal lines will exhibit LC characteri­
stics with defined impedance, rather than conventional resistive loads with discrete capaci­
ties at wire crossings.
6.9 Applications
The advantages of this new technology will be demonstrated with a master-slave flip- 
flop. This flip-flop is realized by cross-coupled inverters and selectors, which have signifi­
cant speed advantages compared to traditional designs with NANP logic gates. The. series 
connection of transistors of the same channel type in logic gates increases the resistive load 
to discharge the output. The MS-FF shown in figure 2. IQ is also optimized for the joint-gate
technology shown in figure 6.2: Only joint-gate devices are used, capitalizing on the 
connection and density possibilities of this technology. The number of contacts is reduced 
to 12 from 36 in a traditional design, and the critical n+ silieon-to-aiuminum contacts are 
completely eliminated.
Signal  [V]
-®- Input
Hold/Read 
-B- Out Master 
-4- Out SIave
O IU 1 1 1 BM HradhkA AAA* I
- . : • '  ;
O 2 0  4 0  . 6 0  8 0  1 0 0  12C
Time [ns]
Figure 6.3: Timing diagram of Master-Slave Flip-Flop of Figure 2.10
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The high speed of operation of thisMS-FF is shown in a SPICE simulation of the circuit 
in figure6.3. This simulationused the actual transistor parameters of Table 3, further 
improvements w ould be gained by the fully-depleted devices With duaTgatecontrol of 
section 5.7. The output covers 90% of its transition within the first 8ns after the hold signal 
is high. The simulated circuit consisted of transistors with 5pm channel width and 3pm 
channel length, and the circuit was loaded with 0.2pF at the output, the equivalent of 10 gate 
loads.
Gate delay for this new technology could be measured by the circuit presented above, 
by signal delay on inverter chains of different length and by ring oscillators. It will be 
important to demonstrate the gains in speed possible by oxide insulation and improved signal 
propagations in wires to motivate more complex designs to be realized with this technology.
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Appendix A:
Threshold Voltage of SOI Devices
A. I  Introduction
This section has been rewritten from [1] as it applies directly to the devices considered in 
chapter 5. The approximations and resulting inaccuracies, are identified throughout the 
deriviation to indicate where a more detailed modelling becomes necessary.
Inthe following treatment, we use a delta-depletion approximation, i.e. the charges involved 
are represented either by delta-functions (no spatial width of the charge) or by fully depleted 
silicon areas (neglecting mobile carriers).
A more rigorous treatment, with the actual mobile charge distributions in the film will be 
given in Appendix B.
Table A .I: Symbols used in the derivations
£ s
e O
Jof
W
N j
QW
Q c f
Q 'p f%
dielectric constant of silicon
dielectric constant ofsilicodioxide (not dielectric constant 8 q)
thickness of silicon film
thickness of front gate oxide .
thicknesSofbackgatepxide; ’ ;
net donor concentration, of silicon film,( N d = N q  - N a  )
fixed charge per unit area at front interface (= Q p f + Q W )
charge per unit area of front channel
induced charge in front gate per unit area
gate-silicon workfunctiori 7
potential in film at front interface ^
electricaTfield in front oxide
field in silicon film at front interface
We start out by showing the considered structure (Fig. A. I) and identify the charges to be 
considered in this calculation (Fig. A.2).
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’V' - front Gate : V;':-
\ ' A, back Gate
■f. "-F
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Figure A. I: Schematic section of dual-gate transistor.
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Figure A ,2: Charges occuring in a SOI structure
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Next, we can perform a graphic integration with arbitrary charge densities to visualize the 
electric fields (figure A -3) and potentials (figure A.4), to be analytically determined in the 
following. F v
Figure A.3: Transversal electric field in fully depleted SOI device;
Figure A.4: Example of a potential distribution in SOI structure.
A.2 Derivation
Analogous to bulk theory [2], we note that:
^ G f  =  ^GS +  V s f  +  t Of ‘ E of
^Gb = G^S  ^Vsh — *oh ' E0I-
( A l )  
( A .  2 )
For the analytical treatment, we integrate the third Maxwellian Equation from top-gate 
towards the bottom one, and get the following set of equations:
£ S V- ^ s f  : £ O E of *k.Q  Ff +  Q Cf
E „ r + e ,
£ o * E ob -  E s • E  h +  Q  Fb +  Q
/
( A .  3 )
( A .  4 )  
( A .  5 )
In a fully depleted filfh, integrating Poissons equation yields a coupling between the front 
and back interface silicon potentials as follows. If the condition of full depletion is not 
fullfilled, nO coupling occurs, and the device can be treated like a bulk transistor [2].
^ S h  — % 5 f
( f c f ;+ E sb>
qN ,t  s
V s f  _ V s b  -  ( E g f  +  2 e , i  ' t S ( A .  6 )
There are physical limitations for both in they can vary only between
accumulation and inversion; Any conditions apparently requiring higher potentials are 
satisfied by either an accumulation- or an inyersion channel charge.
Ob = -sign  (Nd) • i f  In
\ |/g  — 2(])B $=> Q c >  O 
O >  V s  >  2 o „  o  Q  c -  O 
\|/s = O »  Q7c < O
( A .  7 )
Combining equations (A. i), (A.3) and (A.6) We obtain an expression for the gate voltage in 
dependence of both film interfaces:
y « * 4  + vw^  + ^ ) - V s b - : ^ r ^ ;
_ / t^ dts j r x  i C l Y 
e 0 * V 2 +  Q -c f  +  V  F f / (A. 8)
Applying the threshold condition (A.9) to (A.8), we obtain the threshold voltage for the front 
gate as a function of the back-interface potential (A. 10):
¥ s f  Q c f  ^
V-Tf =  9 n s  +  2 o „  • (i +  v'r.7> “  V<
(A .?)
t Of ‘ , f g ,
£ p t s
t,_  / qNdt s , d  \
e 0 . 2 Ff ' (A. 10)
The threshold voltage is immediately obvious for the cases of back-side accumulation or - 
inversion (note that (A. 11) corrects a printing error in [I, equation (I I)], which was quoted 
with the error in [3] without affecting their somewhat diffuse derivation):
^ S b  Q  cb ~  ^ (Inversion)
V 1 
v Tf
=E
^ G S +  2 o B
t Of , q N dt ,  
V 2 +  Q f f )
V
v Gb
< V 1 
v Gb - ^ G S +  2  (J)b
t Ob
“  e 0 ' I  2 Q  F b '
% b 0 ,  Qr C b ^ O ( A c c u m u l a t i o n )
V a  
v Tf
■- ■
^  GS + 2<blt * ( I  +
tOf e s V 
£o /
t , , qN . t s t
~  E0 *.( 2 +  Q Ff
Vv Gb > V av Gb _  ^ G S - 2 4 > b
' t Ob-Es 
■ e 0 t s■ —
■' . i s
£o
, ^ q N d 
'  * (  2
I-* ^
+  Q
f
F h)
- ' . ■; ' . '■ ■ ‘ '
(A. 11) 
(A. 12)
(A 14)
In-between these boundaries, the back interface is in depletion. We determine the dependen­
ce on the back gate by applying (A.8) to the back gate and use (A.9) on it* Noting from (A.7) 
that Q ’cb has to be zero, we determine the back interface potential. Applying (A. 12) and 
(A. 14), the expression is simplified:
t Ob Es
^ G b  ^ G S  V s b  ^  e o ts )  2 $ b
o^b Es
Eo ts
t Ob /  Qn  dl SD
^  ’ v +  Q s h )
. b , I P tr\ I ob s , ob
^ G bIff - - _ 0 GS + 2 0 B •
T,Sb /I  I t o b 6 s X■ ■ A 1 +  e .  t . )
. ■: ■
--V _  V a v
- Gb ■ Gb _  V Gb - G b
o^b £ s \ / I  I l °b 6s V
U  + £o t s / ( l  4  e O tS )
(A. 15)
2 + Q F b )
qN d<.
+  2  (J)B (A. 16)
We can now apply the back potential (A. 16) to the front threshold equation (A. 10) and 
simplify the expression with either (A. 11) or (A. 13) to get a surprisingly simple dependence 
of the threshold voltage:
V r ,  - ( V , V q 1)
-  Y 1 _  ( Y  _  
v T f V v r,h V c t . '
t Of Es 
Eo ts
I  +
ob -s 
Eo ts
t Of £ S
E o t s
t . e
i +  “ <\. i .
(A. 17)
(A. 18)
A.3 Interpretation
While the back interface is in depletion, we observe a linear dependence of the threshold 
voltage on the applied back gate voltage. The proportionality factor of the threshold shift is 
determined only by the ratios between oxides and silicon film thickness. In Fig. A. 5, this 
dependence is given in graphical form.
15 0
Figure A.5: Front channel threshold voltage dependence on applied back-gate voltage.
A.4 Discussion
We see considerable difficulties to measure the front channel while the back interface is 
inverted, due to the current contribution of the back channel. Nevertheless, it should be 
possible to observe the increase in current due to the front interface and determine an 
approximate threshold voltage at this condition.
The above treatment neglects all mobile charges in the depletion zone. A more rigorous 
treatment would have to include the carrier distribution acording to Fermi-Bolzmann 
statistics, but we will show in Appendix B that a closed form integration is not possible for 
the resulting differential equations.
Finally, the inversion- and accumulation layer have a finite thickness, as we will show in 
Appendix B. This effect is minimal for a film with thickness close to twice the depletion 
width, but it will introduce noticeable effects for thicknesses closer to the Debye length. The 
ratio of Debye length to depletion width decreases with decreasing film doping as shown 
below, we expect therefore more pronounced deviations from the model for lowly doped 
materials.
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(A. 19) 
(A. 20)
Overall, these effects will give the threshold dependence on the back gate a more rounded 
appearance, the errors will be most noticeable at the onset of accumulation or inversion at 
the back gate.
References
[1] H.-K. Lim and J. G. Fossum, IEEE ED-30, ppl244-1251, Oct. 1983
[2] S. M. Sze, Physics of Semiconductors, 2nd ed., Wiley, New York, 1981
[3] J. Whitfield and S. Thomas, IEEE EDL-7, pp347-349, June 1986
152
A ppend ixB r
M aximum Film Thickness for Volume-Inversion
B .l Introduction
Recently, there have been some publications about volume-inversion devices [1,2], with 
some 2-D carrier simulations to substantiate these claims. To our knowledge, nobody has 
yet given the necessary conditions from first principles.
B.2 Boundary Conditions
Forthe following analysis, we assume a quasi-static device with very little current flowing, 
in order that no vertical currents are flowing due to splitting of the channel current from the 
surface at the pinch-off point, as is e.g. observed in deeply saturated bulk devices [3,4]. 
Furthermore, symmetric external potentials are assumed, to simplify the analysis. Asymme­
tric conditions Could be treated similarly, but the zero transversal field condition would not 
occur in the center of the device.
We perform the calculation for a n-type inverted film, since this is the material used in this 
work. Quite similar considerations would be valid for opposite material or accumulation 
devices.
Table B.i:Symbols used for carrier distributions
p concentration of minority carriers 
n concentration of majority carriers (if used at all) 
q positive elementar charge
Ex transverse part of electric field
p Space charge
Nd net donor concentration in material (= Nd - Na )
J current density
B.3 C urrent Equations
We noted above, that the vertical current throughout the device is zero:
T.o, •  X = ( J wrt + Jd, )  • X = O ; (B. I )
y /e  continue by writing the current contributions in terms of concentration gradient and 
: electric field v /
J Mr. = a qpE ; ; (B. 2)
D^irf — — QOVp (B. 3)
next, we write the carrier concentration in terms o f the local space charge
P =
P "  P fix ed
q
- q iN d (B. 4)
The space charge follows from the third Maxwellian equation
p =  V(eF.) (B. 5)
As long as the material is kept non-degenerate (the Fermi-energy Ef is a few thermal electron 
volts kT away from either band edge) we can write Einstein's relation as:
D
W
JcT
q (B. 6)
B.4 Differential Equation
Combining (B.I) through (B.6), we Obtain a second-order differential equation of the 
vertical portion of the electric field:
V eE I f  -q N d E -  f  £ 0  = 0  (B. 7)
The solution to this differential equation would cover the whole range of surface boundary 
Conditions from accumulation over depletion, weak inversion to strong inversion, where a 
Channel is established. On the other side, for a given boundary condition, say strong 
inversion* the field and mobile, charge distribution would be given over the depth of the 
semiconductor.
It was not possible to find a solution to the above equation, therefore some simplifying 
assurnptions arb made. Since only the inverted channel is to be considered here, we state a 
strong inversion condition:
q p(x) >>  Pfixcd = qNd (B .8)
A solution with two integration parameters can be obtained by substitution according to 
(B.9) '■
- ■ . 154 .
3 E  _  f  ^
T x 1 15  J x 1 1S f ^
E  f  -  f  =  6 ,  f  *  0  -
9 E
JZ
■f _  d  9 p 2  . 9 c i
I — 3 v — VT JU 1 ITkT- 
q 9 x
E2 + C 1
(B.9)
Integration of (B.9) can be performed according to the signs of the first integration constant:
I f  + C2 =  X arctg(f) v  c, >0  
W  +  C2 = H ^ l l  V  c, <  0 (B.10)
The reduction of the equation system to solve for E(x) becomes rather tedious. Since the 
integration constant C1 adjusts the function value in the depth of the sample, where the 
relation (B.8) is of only limited validity, this parameter is set to zero and integration yields:
Ex = - ^ p / ( x  + c) (B. 11)
This result can be differentiated according to (B.5) to get the space charge and the carrier 
concentration. Integrating (B.l l) will yield the potential at any point within the validity 
range. The free integration parameter will be determined by the Fermi-Bolzmann equation 
of carriers.
C =
-  2kT
qHx(0) (B. 12)
# . 1 3 )
Iri vioIatibri of the non-degenerate condition to (B , 6) and the deep inversion condition (B.8) 
we Ietc=Q and qp(xm)=Nd arid solve for xm, the maximum depth where inversion can be 
induced:
X m
2kTe
q 2N d (B. 14)
This is just slightly bigger than the Debye length. Since an infinite electric field at the surface 
is unrealistic, we have to reduce the inversion depth accordingly. Additionally, the electric 
field does not drop to zero at xm, as it has to for a symmetricly biased film with a thickness 
of 2xm. This reduction in field requires a slightly higher space charge, increasing the minority 
carrier concentration above the theoretical value. In Fig. B. I and B.2 we will show the 
minority earner concentration and electric field, respectively for a symmetrically biased 
thin film. '
P = qp + qN
Figure B .I: Space charge and carrier distribution in volume-inverted SOI film.
156
Figure B.2: Electric Field in a symmetrically biased, volume-inverted SOI film.
B.5 Discussion
The maximum film thickness, where volume inversion can be observed, is about the Debye 
length for single-gated devices, or slightly more than twice that for symmetric dual-gate 
devices.
We expectsome improvement in average mobility for low-doped SOI transistors using the 
volume-inversion effect, due to the deeper spread of charges and the reduced transverse field 
necessary to build up a channel.
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Appendix C:
Dual-Gate Transistor Characteristics
C .l Introduction
This section has been condensed from [1] to be used with the device characterization. One 
section was added about inverted back interfaces, as devices have been measured in this 
mode.
The following treatment uses the delta-depletion approximation introduced in appendix A. 
Furthermore, full depletion of the silicon film is assumed at all operating conditions, to keep 
with the equations developed in appendix A. The error compared to not fully depleted areas 
is less than 5-10% for thin gate-oxides and low film-doping, as pointed out in [1,2].
Figure C .l: Cross-sectional view of dual-gate transistor.
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Mobility modulation, like velocity saturation and transverse field effects are neglected in 
this model to keep the derivations simpler.
For the used syrnols, see Tables A.1 and B;i .
The fully depleted SOI transistor has a number of advantages over bulk devices for 
analytical treatment. For example, a change in surface potential is directly translated into a 
proportional change ip channel charge, since a depth-modulation of the depletion zone is not 
possible- This allows to use most of the first order approximations used for bulk devices with 
much better accuracy on thin film transistors.
Figure C.2: Band diagram of SQINM OS transistor in linear region. Silicon near back gate 
at flat-band, at front gate in inversion condition. ;
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>  C .2 Perivation
Following standard MOS theory [3], we can write the channel current for every point in 
strong inversion as (C I). Integrating over the whole notpinched-off channel we obtain (C2):
, , d v cf(y)
l D = zMplIQ V y H h
l D =  b p {  U b ( c . 2 )
The channel charge can be expressed from (A.8) and the back interface potential is 
determined from the front one by applying (A.8) to the back channel.
(Cl)
V cf t f
- G f  ^ GS
-  a -f • v , f(y) +o s
t r £of S
+  ^ r - C  • V ck(Y)
^ d t S
+ — r ~  + Q  i ( C 3 )
V .
t , £ ob s
vjy) =
+ v Sf(y) • T--TO vS
I U e
/ 1  OD S \
O +  - T ? )
t Ob
+
( ^ -  +  Q p .  +  Q ^ y ) )
l Ob E s.
a  + T T T -)
O S
( C 4 )
If the silicon film is more than two depletion widths thick, (C.3 - 4) are only valid for a part 
of the channel, where the potential drop along the channel still ensures the depletion zones 
to meet. In the other ranges, bulk theory [3] has to be applied which yields complicated 
overall results [4], Nevertheless, this theory can be applied also to these cases with only 5- 
10% error, as pointed out in [3,4].
C.2.1 Back Surface Accumulated
If the back interface is accumulated from source to drain, the interface potential is virtually 
.pinned to zero and the integral (C.2) can be evaluated with (C.3) to yield:
TA Z
1 D “  L PfTof^
t f  £Of C S
(v G f - v ^  ' v D - O +
2
- v i a
t J  2 ( C  5  )
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Following; bulk theory, the saturation voltage and current can be determined. The fesults are 
more accurate than in the bulk case, as no modulation of the depletion charge occurs oyer 
the channel length. Nevertheless, carrier velocity saturation and channel length modulation 
are neglected in this treatment. v
V a  :'=±v Dw
VGf VTf
,  l Of e s 
1 +  “
V T  - - Z ' .  £o
^D0C - L f t p f t o f -
(v G f - V 2 
°f +
(C 6)
(CT)
C.2>2 Back Surface Depleted
When the back interface is depleted from source to drain, there will be no back interface 
charge Q ’V  \
ID = S mD L-u Pf Iil
2
(V , f - V Tf) -V - ( I  +
T s  ( o b
eT +  ~
(C S )
The current is now dependent on the effective threshold voltage, which has been expressed 
in appendix A. The saturation voltage and current is calculated just as before, we just See the 
same serial connection of capacitances noticed in the current equation.
v “
V -  V : Gf Tf
~  — ■-- - ---- * _
D ? ®  Of
(C. 9)
i + c O
t O ■
2
W P & : . (G. 10)
2 (I * Vt I , '- I ,r + r 
s : O
/
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C.2.3 Back Surface Pa rtially Accumulated
With sufficiently high applied V it is possible that the back interface is accumulated near 
the source and depleted near the drain. In this case the channel must be integrated 
coresponding to (C.3) to the point where depletion sets in, and thereafter similar to (C.6). 
The result, a combination of those results, is given here:
Tad Z
1 D “  L
G
PfT 7
( V i y Tf> ' v d - ( 1 + i r ^ T > -
P-  +  .
t
—  +  —
e S ^  £0
-(V - v  Y. V +V v r?K y nw  * n
+  — £-°-    -L i.. I l  . L . (V a -  V  V
■ t .  I n h  I h  E s  2 ^ v G b  v G l /
T"' +
Again, we determine the saturation voltage and current:
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Gf Tf
of
£o
T— T - ( v G b -v Gh)
V 1
p ”^ r  c . .
I + -
1S
E/+ T
/VL/ __ Zl
rM p f '
I +
"£:« +  C.
A \ 2±  . ( y  _  v  ) -  — 
2 1 Cf Tr t
of
e O
■ t O
e . +  e .
(V A -  V ) • (V  - V A ) +v Gb G r v Gf TV .
+
of
E0 t S I
£7  +  e
ob t e ?Ob s L
( V , h - V ^ )
( C U )
(C12)
(G. 13)
C.2.4 Back Surface (partially) ^
Forour devices,wherewe can induce a channel both in front and at the back, a different mode 
of operationis of interest. From the analysis of appendix A, it is immediately obvious how 
a fully inverted back channel affects the front channel:
...............................................2 '
T1 — Z li S
i D -  LH-pftTl
I V
/ y  _ y  ) • V _ _li
V  G f  T r  D  2  .
I T
V = V -  V
Doo Gf Tf
Ti _  z  ; V
1 D o o , - - . J t r p f t of ■ . 2
(C 14) 
(C 15)
(C. 16)
If  the back channel is pinched off, i .e. does not extend from the source to the drain, the current 
integration has to be performed again in parts, as it was done to get (C l 1):
; I b  =  XW,
S f ^ p )  ‘
3 ¥ cf(y )
Q,'cb = Q;
(C. 17)
Where we note from (C.4):
- O  =  —
v  Cf T T
V n f - V , f +  2(j) B
l Of e S
O + ——) ■ y sf(y) +O
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^ r r T - • v ss(y)
( C i b )
V ciCy)
I +
l Ob £ s 
e O t s
WSf( y p) = B + ( y lGb - ^ G i )  ■
e  „  t,
(C 18)
(C19)
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The saturation voltage and current can be determined:
v G f - v T f - T - T - ( v Gb- v Gb)
VID =
D o o
s ob
t (C21)
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l s 1 ob
~  + T7
t ID z
^ D o o -  L ^ 1
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e s +  £o
1  . (V _  Y 1 )2 _
2 v Gf  T P
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F ~t” ~F c S c O
^ v Gb- VCb>'
<V G r - V Tf )  + S , Qb
F ‘ F Cs C0
E IO
* 7 - T -  ( v G b -  v G /
(G 22)
The title “Back surface (partially) inverted’lmplies, that two channels are formed, none/ 
either/both might be in saturation. This complicates the experimental analysis, since both
Channels contribute a Current, which are superimposed at (and near) the drain, and not 
accessible for individual measurement.
Figure C 3: Band diagram of SOI NMOS transistor in saturation. Silicon at back gate at 
flat-band, at front gate in inyersion/pinCh-off condition.
C.3 Discussion
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During the previous discussion we assumed, that we can determine the Cmrent of each 
channel separately. In reality they will be superimposed, and the potential coupling between 
the channels will make an experimental verification of the above calculations extremely 
difficult. This is even compounded by the effects of subthreshold currents, finite channel 
widths and velocity saturation, which will all round off the aparently sharp transistions in 
the mathematical treatment above.
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Apitehtiix ®: ■
Processing Sheetibr Stadfced CMOS
©.!,Main !Process
I. Starting material
(100) Wafer, p-doped Boron, 4 .510IS/cm3, 3Q-cm 
^C lean ing  'Muang"
3. Stress relief oxide
SOnm @ IOOO9C, dry O2 with HCl
4. CVD nitride
140nm @ 250rnT, 800°C
5. Cleaning "Huang"
€, lithography "LOCOS "
7. Etch nitride dry
40nm oxide remaining
8. Implant channel stop
UB+, 25keV, 7°, 3-IOsVcm3
9. Remove resist "f>MF"
10. Cfeaning''Huang"
11. Anneal
W  M2 @ IOOO0C
12. Orow field oxide
850nm @  900°C, wet O2
13. Etch nitride wet
14. Cleaning "Huang"
15. Grow sacrificial oxide
SOrim @ 900°G; wet O 2
16. Channel implantation
11B*, 25keV, 7°, l-10,2/cm3
17/Etch Oxide wet
18. Grow gate oxide
; 40rim @ 900°C, dry O2 with HCl
19. Cleaning "Huang"
20. Deposit polysilicon
500nm@ 500mT,630°C
21. Implantpolysilicon :
75As+, 190keV, 7°, 5-IO1Vcm3
22. Coat with photoresist
23. Etch polysilieon on backside
ATTENTION: The HNO3-HF etch used cracks the 
photoresist used to protect the front side after ca. 2V 
.Becord'eich--time;(ca;3-'30/')'.r.;;'
24. Remove resist "DMF" I  ; ,
25. Cleaning "Huang"
26. Lithography "Poly I "
27. Etchpolysilicon dry
SOrimoxideremaining
28, Remove resist "DMF"
29. Gleaning "Huang"
30. Lithography "Source/Drain"
3 1. Implant source/drain
75As^r 190keV; 7°, 6- IO15Zcm3
32. Remove resist "DMF"
33. Cleaning "Huang"
34. Grow poly-oxide
6 0 '#  900°C, dry O2 with HCl
35. Lithography "Seed"
36. Etch seed wet
90nm in BHF
37. Remove resist "DMF"
38. Cleaning "Huang"
39. Cleaning "Piranah"
This is the last step before the critical epitaxy. It grows 
l-2nm oxide on the exposed silicon, which will be etched 
by the H2 bake to yield clean growth surface.
40.Selective epitaxy @ 30T
10' H2 bake @950°C (I OOO0C if high moisture in H2) 
13pm SEG @ 830-950°C
41. Deposit plasma oxide
0.7-lpm @  380°C, 1.2T
42. Polish overgrowths
43. Cleaning "Huang"
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44. Grow sacrificial o x id r
■■:■ 50nm 900°C, wet O2
45. Etch oxide ■■■;.
46. Grow gate oxide
40nm @ 900°C, dry O2 with HCl
47. GleahingllHuang"
48. Deposit polysilicpn
500nm@ 500mT, 630°C
49. Implant polysilicon
A ? ; ;  V P h ^ lS k e V .y ^ ^ - lO ^ m 3
50. Anneal
60' N2 @ 9000C
51. Coat with pho tc^
52. Etch polysilicon on backside
ATTENTION: The HNO3-HF etch used cracks the 
photoresist used to protect the front side after ca. 2'
Record etch time (ca. ISO") 
S s iR em o v e re s is t11DMF1
54. Cleaning "Huang
55. Lithography "Poly 2"
56. Etch polysilicon dry
30nni oxide remaining
57. Remove resist 11DMF11
58. Cleaning "Huang"
59» Ixtipilant sburce/drain ______
nB+, 25keV, 7°, 4-IO1Vcm3 
UB+, 150keV, 7°, 4 rl015/em3
59. Anneal andactivate implant '
60' @ 900°C, N2
60. Deposit plasma oxide _____
; a 5 ^ m @  380oC,1.2T
61. Cleaning "Huang'*
62. Lithography "Contacts"
63. Etch contacts dry/wet ■ :: ' .
ATTENTION: The etch chemistry tends to formation 
of polymeres once the silicon is reached.
64. Remove resist "DMF" _____
65. Cleaning"Huang" ______
66. HF dip "V
Oxide-free silicon surface is important for Al contacts.
Freshly etched Si binds contaminants rapidly, evacuate immediately
67. Sputter Al-I %Si ___ __
68. Cleaning "DMF" .
Huang cleaning here would be detrimental to metal!
69. Lithography "Metal" ______
70. Etch metal dry ■' . . 
TLRemdve resist "DMF"
D.2 Cleaning Processes
Huang:
!. Mix and heat "Huang A" and” -B" to 65°C (must be less than 2h old) 
"Huang A": NH4OH(25%):H20 2(30%):H20  = 1:1:5 
" H u a n g  B": H q(37% ):H 2d 2(30%):H2O = 1:1:5
2. Change wafers to process carriers
3. Clean in "Hung A" for 7 'with ultrasound
4. Rinse in quick-dump basin to IOMQ
5. Clean in "Hung B" for 7 'with ultrasound
6. Rinse in quick-dump basin to IOMQ
7. Spray-rinse fo IbMQ and spin-dry in N2
8. Change wafers to transport carriers
Piranah
!.M ix fresh "Piranah" (will boil)
; ,'Piranah":H2SO4(95%):H2O2(30%) = 7:5
2. Change wafers to process carriers
3. Clean In "Piran ah" for 7 ’ /  i :
4. Rinse in quick-dump basin to IOMQ
5. Spray-rinse to 16MQ and spin-dry in N2
6. Change wafers to transport carriers
DMFY
1. Inspect DMF basin for contamination (gets dark brown after heavy USe)
If necessary, replace with fresh, clear DMF (Dimethylformamide), 
and use other basin as primary cleaner. -
2. Change wafers to process carriers
3 . Clean potoresist wafers in first basin 10’ with ultrasound,
 ^ skip if no photoresist on wafer
4. Cleari in CLEAR DMf  10’ with ultrasound
5. Soak in isOpropandl for 10’
b. Rinse in (quick-dump basin to 10MQ \
"A Spray-rinse to :I6MQ and spin-dry in Ni 
8. Change Wafers to transport carriers :
